

50 GHz to 95 GHz, GaAs, pHEMT, MMIC, Wideband Low Noise Amplifier

Data Sheet **[ADL7003](http://www.analog.com/ADL7003?doc=ADL7003.pdf)**

15691-001

FEATURES

Gain: 14 dB typical Noise figure: 5 dB typical Input return loss (S11): 15 dB typical Output return loss (S22): 20 dB typical Output power for 1 dB compression (P1dB): 14 dBm typical Saturated output power (P_{SAT}): 18 dBm typical **Output third-order intercept (IP3): 21 dBm typical Supply voltage: 3 V at 120 mA 50 Ω matched input/output Die size: 1.9 mm × 1.9 mm × 0.05 mm**

APPLICATIONS

Test instrumentation Military and space Telecommunications infrastructure

FUNCTIONAL BLOCK DIAGRAM

GENERALDESCRIPTION

Th[e ADL7003](http://www.analog.com/ADL7003?doc=ADL7003.pdf) is a gallium arsenide (GaAs), pseudomorphic high electron mobility transistor (pHEMT), monolithic microwave integrated circuit (MMIC), balanced low noise amplifier that operates from 50 GHz to 95 GHz. In the lower band of 50 GHz to 70 GHz, th[e ADL7003](http://www.analog.com/ADL7003?doc=ADL7003.pdf) provides 14 dB (typical) of gain, 21 dBm output IP3, and 12 dBm of output power for 1 dB gain compression.In the upper band of 70 GHz

to 90 GHz, th[e ADL7003](http://www.analog.com/ADL7003?doc=ADL7003.pdf) provides 15 dB (typical) of gain, 21 dBm output IP3, and 14 dBm of output power for1 dB gain compression. Th[e ADL7003](http://www.analog.com/ADL7003?doc=ADL7003.pdf) requires 120 mA from a 3 V supply. Th[e ADL7003](http://www.analog.com/ADL7003?doc=ADL7003.pdf) amplifier inputs/outputs are internally matched to 50 Ω , facilitating integration into multichip modules (MCMs). All data is taken with the chip connected via one 0.076 mm (3 mil) ribbon bond of 0.076 mm (3 mil) minimal length.

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADL7003.pdf&product=AD7003&rev=0) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

4/2017-Revision 0: Initial Version

SPECIFICATIONS

50 GHz TO 70 GHz FREQUENCY RANGE

 $T_{\text{DE BOTTOM}} = 25^{\circ}\text{C}; V_{\text{DD}} = V_{\text{DD}}IA = V_{\text{DD}}2A = V_{\text{DD}}3A = V_{\text{DD}}4A = 3 \text{ V}; I_{\text{DQ}} = I_{\text{DQA}} + I_{\text{DQA}} + I_{\text{DQA}} + I_{\text{DQA}} = 120 \text{ mA}$, unless otherwise noted. Adjust $V_{GG} = V_{GG}12A = V_{GG}34A$ from −1.5 V to 0 V to achieve the desired I_{DQ} . Typical $V_{GG} = -0.5$ V for $I_{DQ} = 120$ mA.

70 GHz TO 90 GHz FREQUENCY RANGE

 $T_{\text{DE BOTOM}} = 25^{\circ}C; V_{\text{DD}} = V_{\text{DD}}1A = V_{\text{DD}}2A = V_{\text{DD}}3A = V_{\text{DD}}4A = 3 V; I_{\text{DQ}} = I_{\text{DQA}} + I_{\text{DQA}} + I_{\text{DQA}} = 120 \text{ mA}, \text{unless otherwise noted.}$ Adjust $V_{GG} = V_{GG}12A = V_{GG}34A$ from −1.5 V to 0 V to achieve the desired I_{DQ}. Typical V_{GG} = -0.5 V for I_{DQ} = 120 mA.

Table 2.

90 GHz TO 95 GHz FREQUENCY RANGE

 $T_{\text{DE BOTTOM}} = 25^{\circ}\text{C}; V_{\text{DD}} = V_{\text{DD}}1\text{A} = V_{\text{DD}}2\text{A} = V_{\text{DD}}3\text{A} = V_{\text{DD}}4\text{A} = 3\text{ V}; I_{\text{DQ}} = I_{\text{DQA}} + I_{\text{DQA}} + I_{\text{DQA}} + I_{\text{DQA}} = 120\text{ mA}, \text{unless otherwise noted.}$ Adjust $V_{GG} = V_{GG}12A = V_{GG}34A$ from −1.5 V to 0 V to achieve the desired I_{DQ} . Typical $V_{GG} = -0.5$ V for $I_{DQ} = 120$ mA. **Table 3.**

ABSOLUTE MAXIMUM RATINGS

Table 4.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{IA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. Pad Configuration

Table 6. Pad Function Descriptions

INTERFACE SCHEMATIC

 $\frac{6}{9}$ 15691-003 **RFINO** *Figure 3. RFIN Interface Schematic*

> **VGG12A, VGG34A** 5691-004

Figure 4. VGG12A, VGG34A Interface Schematic

15691-004

15691-005

5691

 005

 V_{DD} 1A TO V_{DD} 4A

Figure 5. V_{DD} 1A to V_{DD} 4A Interface Schematic

 V_{DD} 1B TO V_{DD} 4B 15691-007 5691

Figure 7. V_{DD} 1B to V_{DD} 4B Interface Schematic

Figure 8. VGG12B, VGG34B Interface Schematic

g 15691-009 **HHO RFOUT** *Figure 9. RFOUT Interface Schematic*

GND $\frac{8}{5}$ 15691-006 5691

Figure 6. GND Interface Schematic

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 10. Broadband Gain and Return Loss vs. Frequency

Figure 12. Gain vs. Frequency for Various I_{DQ} Values

Figure 13. Gain vs. Frequency for Various V_{DD} Values

Figure 14. Input Return Loss vs. Frequency at Various Temperatures

Figure 15. Input Return Loss vs. Frequency for Various I_{DQ} Values

Data Sheet **ADL7003**

Figure 16. Input Return Loss vs. Frequency for Various V_{DD} Values

Figure 17. Output Return Loss vs. Frequency for Various Temperatures

Figure 18. Output Return Loss vs. Frequency for Various I_{DQ} Values

FREQUENCY (GHz) *Figure 19. Output Return Loss vs. Frequency for Various V_{DD} Values*

50 95

55 60 65 70 75 80 85 90

15691-031

15691-031

نا 2_{6–}
50

–24

OUTPUT RETURN LOSS (dB)

OUTPUT RETURN LOSS (dB)

Figure 21. Noise Figure vs. Frequency for Various I_{DQ} Values

Figure 22. Noise Figure vs. Frequency for Various V_{DD} Values

Figure 25. P1dB vs. Frequency for Various V_{DD} Values

Figure 27. P_{SAT} vs. Frequency at Various I_{DQ} Values

Data Sheet **ADL7003**

P_{SAT} (dBm) **PSAT (dBm) 2.7V**
 2.7V
 3.0V
 3.3V
 4.0V ــا ہ
50 15691-030 15691-030 **90 60 65 70 75 80 85 FREQUENCY (GHz)**

Figure 28. P_{SAT} vs. Frequency for Various V_{DD} Values

Figure 31. IIP3 vs. Frequency for Various V_{DD} Values

Figure 33. OIP3 vs. Frequency for Various I_{DQ} Values

Figure 35. Gate Supply Current (I_{DD}) vs. RF Input Power

Figure 36. Drain Supply Current (I_{DD}) vs. RF Input Power

Figure 37. Drain Supply Current (I_{DQ}) vs. Gate Supply Voltage (V_{GG})

THEORY OF OPERATION

The architecture of th[e ADL7003](http://www.analog.com/ADL7003?doc=ADL7003.pdf) low noise amplifier is shown in [Figure 38.](#page-12-1) The [ADL7003](http://www.analog.com/ADL7003?doc=ADL7003.pdf) uses two cascaded four-stage amplifiers operating in quadrature between two 90° hybrids. This balanced amplifier approach forms an amplifier with a combined gain of 14 dB and a saturated output power (P_{SAT}) of

18 dBm. The 90° hybrids ensure that the input and output return losses are greater than or equal to 15 dB. See the application circuit shown i[n Figure 41](#page-15-1) for further details on biasing the various blocks.

APPLICATIONS INFORMATION

Th[e ADL7003](http://www.analog.com/ADL7003?doc=ADL7003.pdf) is a GaAs, pHEMT, MMIC power amplifier. Capacitive bypassing is required for $V_{DD}1A$ through $V_{DD}4A$ and V_{DD} 1B through V_{DD} 4B (see [Figure 41\)](#page-15-1). V_{GG} 12A is the gate bias pad for the first two gain stages. V_{GG} 34A is the gate bias pad for the second two gain stages. Apply a gate bias voltage to V_{GG} 12A and V_{GG} 34A, and use capacitive bypassing as shown i[n Figure 41](#page-15-1).

All measurements for this device were taken using the typical application circuit (see [Figure 41\)](#page-15-1) and configured as shown in the assembly diagram [\(Figure 42\)](#page-16-1).

The following is the recommended bias sequence during power-up:

- 1. Connect to ground.
- 2. Set the gate bias voltage to −1.5V.
- 3. Set all the drain bias voltages, $V_{DD} = 3$ V.
- 4. Increase the gate bias voltage to achieve a quiescent current, $I_{DD} = 120$ mA.
- 5. Apply the RF signal.

The following is the recommended bias sequence during power-down:

- 1. Turn off the RF signal.
- 2. Decrease the gate bias voltage to −1.5V to achieve $I_{DD} = 0$ mA (approximately).
- 3. Decrease all of the drain bias voltages to 0 V.
- 4. Increase the gate bias voltage to 0 V.

Table 7. Power SelectionTable1

¹ Data taken at nominal bias conditions; $V_{DD} = 3 V$, $T_A = 25^{\circ}C$.

² Adjust V_{GG}12A and V_{GG}24A from −1.5 V to 0 V to achieve the desired drain current.

The $VDD = 3 V$ and $IDD = 120$ mA bias conditions are recommended to optimize overall performance. Unless otherwise noted, the data shown was taken using the recommended bias condition. Operation of th[e ADL7003](http://www.analog.com/ADL7003?doc=ADL7003.pdf) at different biasconditions may provide performance that differs from what is shown in [Figure 41.](#page-15-1) Biasing th[e ADL7003](http://www.analog.com/ADL7003?doc=ADL7003.pdf) for higher drain currenttypically results in higher P1dB, output IP3, and gain but at the expense of increased power consumption(se[e Table 7\)](#page-13-2).

MOUNTING AND BONDING TECHNIQUES FOR MILLIMETERWAVE GaAs MMICS

Attach the die directly to the ground plane with conductive epoxy (see th[e Handling Precautions](#page-14-0) section, th[e Mounting](#page-14-1) section, and th[e Wire Bonding](#page-14-2) section).

Microstrip, 50 Ω transmission lines on 0.127 mm (5 mil) thick alumina, thin film substrates are recommended for bringing the radio frequency to and from the chip. Raise the die 0.075mm (3 mil) to ensure that the surface of the die is coplanar with the surface of the substrate.

Place microstrip substrates as close to the die as possible to minimize ribbon bond length. Typical die to substrate spacing is 0.076 mm to 0.152 mm (3 mil to 6 mil). To ensure wideband matching, a 15fF capacitive stub is recommended on the PCB board before the ribbon bond.

Figure 39. High Frequency Input Wideband Matching

Figure 40.High Frequency Output Wideband Matching

Place microstrip substrates as close to the die as possible to minimize bond wire length. Typical die to substrate spacing is 0.076 mm to 0.152 mm (3 mil to 6 mil).

Handling Precautions

To avoid permanent damage, follow these storage, cleanliness, static sensitivity, transient, and general handling precautions:

- Place all bare die in either waffle or gel-based ESD protective containers and then seal the die in an ESD protective bag for shipment. After the sealed ESD protective bag is opened, store all die in a dry nitrogen environment.
- Handle the chips in a clean environment. Do not attempt to clean the chip using liquid cleaning systems.
- Follow ESD precautions to protect against ESD strikes.
- While bias is applied, suppress instrument and bias supply transients. Use shielded signal and bias cables to minimize inductive pickup.
- Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers. The surface of the chip may have fragile air bridges and must not be touched with vacuum collet, tweezers, or fingers.

Mounting

Before epoxy die is attached, apply a minimum amount of epoxy to the mounting surface so that a thin epoxy fillet is observed around the perimeter of the chip after it is placed into position. Cure the epoxy per the schedule of the manufacturer.

Wire Bonding

RF bonds made with 0.003 in. \times 0.0005 in. gold ribbon are recommended for the RF ports. These bonds must be thermosonically bonded with a force of 40 g to 60 g. DC bonds of 0.001 in. (0.025 mm) diameter, thermosonically bonded, are recommended. Create ball bonds with a force of 40 g to 50 g and wedge bonds with a force of 18 g to 22 g. Create all bonds with a nominal stage temperature of 150°C. Apply a minimum amount of ultrasonic energy to achieve reliable bonds. Keep all bonds as short as possible, less than 12 mil (0.31 mm).

Alternatively, short $(\leq 3$ mil) RF bonds made with two 1-mil wires can be used.

TYPICAL APPLICATION CIRCUIT

The drain and gate voltages can be applied to either the north or the south side of the circuit.

ASSEMBLY DIAGRAM

