<span id="page-0-0"></span>

# Data Sheet **[ADL8106CHIPS](http://www.analog.com/ADL8106)**

## GaAs, pHEMT, Low Noise Amplifier, 20 GHz to 54 GHz

#### **FEATURES**

- ► Gain: 21.5 dB typical at 30 GHz to 44 GHz
- ► Input return loss: 22 dB typical at 30 GHz to 44 GHz
- ► Output return loss: 23 dB typical at 30 GHz to 44 GHz
- ► OP1dB: 14 dB typical at 30 GHz to 44 GHz
- ► PSAT: 18 dBm typical at 30 GHz to 44 GHz
- ► OIP3: 21.5 dBm typical at 30 GHz to 44 GHz
- ► Noise figure: 3.0 dB typical at 30 GHz to 44 GHz
- ► 3 V supply voltage at 120 mA
- $\blacktriangleright$  50  $\Omega$  matched input and output
- ► Die size: 2.3 mm x 1.45 mm x 0.1 mm

#### **APPLICATIONS**

- ► Test instrumentation
- ► Military and space
- ► Satellite

#### **GENERAL DESCRIPTION**

The ADL8106 is a gallium arsenide (GaAs), pseudomorphic high electron mobility transfer (pHEMT), monolithic microwave integrated circuit (MMIC), wideband low noise amplifier that operates from 20 GHz to 54 GHz. The ADL8106 provides a gain of 21.5 dB, an output power for 1 dB compression (OP1dB) of 14 dBm, and a typical output third-order intercept (OIP3) of 21.5 dBm at 30 GHz to 44 GHz. The ADL8106 requires 120 mA from a 3 V supply voltage  $(V<sub>DD</sub>)$  and features inputs and outputs that are internally matched to 50 Ω, facilitating integration into multichip modules (MCMs). All data is taken with the RFIN and RFOUT pads connected via one 0.076 mm (3 mil) wide gold ribbon bond of 0.076 mm to 0.152 mm (3 mil to 6 mil) minimal length.

#### **FUNCTIONAL BLOCK DIAGRAM**



**Rev. 0**

**[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADL8106CHIPS.pdf&product=ADL8106CHIPS&rev=0)**

**[TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)**

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## **TABLE OF CONTENTS**



## **REVISION HISTORY**

**5/2022—Revision 0: Initial Version**



### <span id="page-2-0"></span>**ELECTRICAL SPECIFICATIONS**

#### **20 GHz TO 30 GHz FREQUENCY RANGE**

 $T_{\text{CASE}}$  = 25°C, VDD1 drain bias voltage (V<sub>DD1</sub>) = VDD2 drain bias voltage (V<sub>DD2</sub>) = 3 V, and quiescent drain current (I<sub>DQ</sub>) = 120 mA, unless otherwise stated. Adjust the negative gate bias voltage (V<sub>GG1</sub>) between −2 V to 0 V to achieve an I<sub>DQ</sub> = 120 mA typical.



#### **30 GHz TO 44 GHz FREQUENCY RANGE**

T<sub>CASE</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 3 V, and I<sub>DQ</sub> = 120 mA, unless otherwise stated. Adjust V<sub>GG1</sub> between −2 V to 0 V to achieve an I<sub>DQ</sub> = 120 mA typical.

#### *Table 2.*



#### <span id="page-3-0"></span>**ELECTRICAL SPECIFICATIONS**

#### **44 GHz TO 50 GHz FREQUENCY RANGE**

T<sub>CASE</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 3 V, and I<sub>DQ</sub> = 120 mA, unless otherwise stated. Adjust V<sub>GG1</sub> between −2 V to 0 V to achieve an I<sub>DQ</sub> = 120 mA typical.

#### *Table 3.*



#### **50 GHz TO 54 GHz FREQUENCY RANGE**

T<sub>CASE</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 3 V, and I<sub>DQ</sub> = 120 mA, unless otherwise stated. Adjust V<sub>GG1</sub> between −2 V to 0 V to achieve an I<sub>DQ</sub> = 120 mA typical.

#### *Table 4.*



#### <span id="page-4-0"></span>**ABSOLUTE MAXIMUM RATINGS**

#### *Table 5.*



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **THERMAL RESISTANCE**

Overall thermal performance is directly linked to the carrier or substrate on which the die is mounted. Careful attention is needed with each material used in the thermal path below the IC.

With an epoxy layer of nominal thickness assumed under the die,  $\theta_{\text{JC}}$  is the thermal resistance from the die channel to the bottom of the epoxy layer.

#### *Table 6. Thermal Resistance<sup>1</sup>*



<sup>1</sup> Thermal resistance varies with operating conditions.

## **ELECTROSTATIC DISCHARGE (ESD) RATINGS**

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

## **ESD Ratings for ADL8106**

#### *Table 7. ADL8106, 5-Pad CHIP*



#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device**. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-5-0"></span>**PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**





#### *Table 8. Pad Function Descriptions*



#### **INTERFACE SCHEMATICS**

$$
\begin{array}{c}\n\text{GND} \\
\bigcup_{i=1}^{n} & \circled{0} \\
\end{array}
$$

*Figure 3. GND Interface Schematic*

RFINO +

*Figure 4. RFIN Interface Schematic*







*Figure 6. VDD1, VDD2, and RFOUT Interface Schematic*

<span id="page-6-0"></span>

*Figure 7. Gain and Return Loss vs. Frequency, V<sub>DD</sub> = 3 V, I<sub>DQ</sub> = 120 mA* 



*Figure 8. Gain vs. Frequency for Various V<sub>DD</sub> Values, I<sub>DQ</sub> = 120 mA* 



*Figure 9. Input Return Loss vs. Frequency for Various Temperatures, VDD = 3 V, IDQ = 120 mA*



*Figure 10. Gain vs. Frequency for Various Temperatures, VDD = 3 V, IDQ = 120 mA*



*Figure 11. Gain vs. Frequency for Various I<sub>DQ</sub> Values, V<sub>DD</sub> = 3 V* 



*Figure 12. Input Return Loss vs. Frequency for Various VDD Values, IDQ = 120 mA*



*Figure 13. Input Return Loss vs. Frequency for Various IDQ Values, VDD = 3 V*



*Figure 14. Output Return Loss vs. Frequency for Various V<sub>DD</sub> Values, IDQ = 120 mA*



*Figure 15. Reverse Isolation vs. Frequency for Various Temperatures, VDD = 3 V, IDQ = 120 mA*



*Figure 16. Output Return Loss vs. Frequency for Various Temperature, VDD = 3 V, IDQ = 120 mA*



*Figure 17. Output Return Loss vs. Frequency for Various IDQ Values,*  $V_{DD} = 3 \dot{V}$ 



*Figure 18. Noise Figure vs. Frequency for Various Temperatures, VDD = 3 V, IDQ = 120 mA*



*Figure 19. Noise Figure vs. Frequency for Various V<sub>DD</sub> Values,*  $I_{DQ}$  *= 120 mA* 



*Figure 20. OP1dB vs. Frequency for Various Temperatures, VDD = 3 V, IDQ = 120 mA*



*Figure 21. OP1dB vs. Frequency for Various VDD Values, IDQ = 120 mA*



*Figure 22. Noise Figure vs. Frequency for Various I<sub>DQ</sub> Values, V<sub>DD</sub> = 3 V* 



*Figure 23. PSAT vs. Frequency for Various Temperatures, VDD = 3 V, IDQ = 120 mA*



*Figure 24. PSAT vs. Frequency for Various VDD Values, IDQ = 120 mA*



*Figure 25. OP1dB vs. Frequency for Various I<sub>DQ</sub> Values, V<sub>DD</sub> = 3 V* 



*Figure 26. POUT, Gain, PAE, and Drain Current (IDD) vs. PIN, 20 GHz, VDD = 3 V, IDQ = 120 mA*



*Figure 27. POUT, Gain, PAE, and IDD vs. PIN, 28 GHz, VDD = 3 V, IDQ = 120 mA*



*Figure 28. P<sub>SAT</sub> vs. Frequency for Various I<sub>DQ</sub> Values, V<sub>DD</sub> = 3 V* 



*Figure 29. POUT, Gain, PAE, and IDD vs. PIN, 36 GHz, VDD = 3 V, IDQ = 120 mA*



*Figure 30. POUT, Gain, PAE, and IDD vs. PIN, 48 GHz, VDD = 3 V, IDQ = 120 mA*



*Figure 31. POUT, Gain, PAE, and IDD vs. PIN, 54 GHz, VDD = 3 V, IDQ = 120 mA*



*Figure 32. OIP3 vs. Frequency for Various Temperature, POUT per Tone = 0 dBm, VDD = 3 V, IDQ = 120 mA*



*Figure 33. OIP3 vs. Frequency for Various IDQ Values, POUT per Tone = 0 dBm, VDD = 3 V*



*Figure 34. PDISS vs. PIN for Various Frequencies at TCASE = 85°C, VDD = 3 V, IDQ = 120 mA*



*Figure 35. OIP3 vs. Frequency for V<sub>DD</sub> Values, P<sub>OUT</sub> per Tone = 0 dBm, IDQ = 120 mA*



*Figure 36. Third-Order Intermodulation Distortion (IM3) vs. P<sub>OUT</sub> per Tone for Various Frequencies, V<sub>DD</sub>* = 2.5 V,  $I_{DO}$  = 120 mA



*Figure 37. IM3 vs. P<sub>OUT</sub> per Tone for Various Frequencies, V<sub>DD</sub> = 3 V, IDQ = 120 mA*



*Figure 38. IM3 vs. P<sub>OUT</sub>* per Tone for Various Frequencies, V<sub>DD</sub> = 3.5 V, *IDQ = 120 mA*



*Figure 39. OIP2 vs. Frequency for Various Temperature, POUT per Tone = 0 dBm, VDD = 3 V, IDQ = 120 mA*



*Figure 40. OIP2 vs. Frequency for Various VDD Values, POUT per Tone = 0 dBm, IDQ = 120 mA*



*Figure 41. OIP2 vs. Frequency for Various IDQ Values, POUT per Tone = 0 dBm, VDD = 3 V*



*Figure 42. IDD vs. PIN at Various Temperatures, 36 GHz, VDD = 3 V, IDQ = 120 mA*



*Figure 43. I<sub>DQ</sub> vs. Gate Voltage for Various Temperature, V<sub>DD</sub> = 3 V* 



*Figure 44. I<sub>DD</sub> vs. P<sub>IN</sub>* at Various Frequencies, V<sub>DD</sub> = 3 V, I<sub>DQ</sub> = 120 mA



*Figure 45. VGG1 Current (I<sub>GG1</sub>) vs. P<sub>IN</sub> at Various Temperatures, 36 GHz, V<sub>DD</sub> = 3 V, IDQ = 120 mA*

## <span id="page-13-0"></span>**LOWER VOLTAGE HIGHER CURRENT OPERATION**



*Figure 46. Gain and Return Loss vs. Frequency, V<sub>DD</sub> = 2.5 V, I<sub>DQ</sub> = 160 mA* 



*Figure 47. Gain vs. Frequency for Various V<sub>DD</sub> Values, I<sub>DQ</sub> = 160 mA* 



*Figure 48. Input Return Loss vs. Frequency for Various Temperatures, VDD = 2.5 V, IDQ = 160 mA*



*Figure 49. Gain vs. Frequency for Various Temperatures, VDD = 2.5 V, IDQ = 160 mA*



*Figure 50. Gain vs. Frequency for Various I<sub>DQ</sub> Values, V<sub>DD</sub> = 2.5 V* 



*Figure 51. Input Return Loss vs. Frequency for Various V<sub>DD</sub> Values, IDQ = 160 mA*







*Figure 53. Output Return Loss vs. Frequency for Various VDD Values, IDQ = 160 mA*



*Figure 54. Reverse Isolation vs. Frequency for Various Temperatures, VDD = 2.5 V, IDQ = 160 mA*



*Figure 55. Output Return Loss vs. Frequency for Various Temperature, VDD = 2.5 V, IDQ = 160 mA*



*Figure 56. Output Return Loss vs. Frequency for Various IDQ Values,*  $V_{DD}$  = 2.5  $V$ 



*Figure 57. Noise Figure vs. Frequency for Various Temperatures, V<sub>DD</sub> = 2.5 V, IDQ = 160 mA*



*Figure 58. Noise Figure vs. Frequency for Various V<sub>DD</sub> Values,*  $I_{DQ}$  *= 160 mA* 



*Figure 59. OP1dB vs. Frequency for Various Temperatures, VDD = 2.5 V, IDQ = 160 mA*



*Figure 60. OP1dB vs. Frequency for Various VDD Values, IDQ = 160 mA*



*Figure 61. Noise Figure vs. Frequency for Various IDQ Values, VDD = 2.5 V*



*Figure 62. PSAT vs. Frequency for Various Temperatures, VDD = 2.5 V, IDQ = 160 mA*



*Figure 63. PSAT vs. Frequency for Various VDD Values, IDQ = 160 mA*



*Figure 64. OP1dB vs. Frequency for Various IDQ Values, VDD = 2.5 V*



*Figure 65. POUT, Gain, PAE, and IDD vs. PIN, 20 GHz, VDD = 2.5 V, IDQ = 160 mA*



*Figure 66. POUT, Gain, PAE, and IDD vs. PIN, 28 GHz, VDD = 2.5 V, IDQ = 160 mA*



*Figure 67. PSAT vs. Frequency for Various IDQ Values, VDD = 2.5 V*



*Figure 68. POUT, Gain, PAE, and IDD vs. PIN, 36 GHz, VDD = 2.5 V, IDQ = 160 mA*



*Figure 69. POUT, Gain, PAE, and IDD vs. PIN, 48 GHz, VDD = 2.5 V, IDQ = 160 mA*



*Figure 70. POUT, Gain, PAE, and IDD vs. PIN, 54 GHz, VDD = 2.5 V, IDQ = 160 mA*



*Figure 71. OIP3 vs. Frequency for Various Temperature, POUT per Tone = 0 dBm, VDD = 2.5 V, IDQ = 160 mA*



*Figure 72. OIP3 vs. Frequency for Various IDQ Values, POUT per Tone = 0 dBm, VDD = 2.5 V*



*Figure 73. PDISS vs. PIN for Various Frequencies at TCASE = 85°C, VDD = 2.5 V, IDQ = 160 mA*



*Figure 74. OIP3 vs. Frequency for Various VDD Values, POUT per Tone = 0 dBm, IDQ = 160 mA*



*Figure 75. IM3 vs. P<sub>OUT</sub> per Tone for Various Frequencies, VDD = 2.5 V, IDQ = 160 mA*



*Figure 76. IM3 vs. P<sub>OUT</sub> per Tone for Various Frequencies, VDD = 3 V, IDQ = 160 mA*



*Figure 77. IM3 vs. POUT per Tone for Various Frequencies, VDD = 3.5 V, IDQ = 160 mA*



*Figure 78. OIP2 vs. Frequency for Various Temperature, POUT per Tone = 0 dBm, VDD = 2.5 V, IDQ = 160 mA*



*Figure 79. OIP2 vs. Frequency for Various VDD Values, POUT per Tone = 0 dBm, IDQ = 160 mA*



*Figure 80. OIP2 vs. Frequency for Various IDQ Values, POUT per Tone = 0 dBm, VDD = 2.5 V*



*Figure 81. IDD vs. PIN at Various Temperatures, 36 GHz, VDD = 2.5 V, IDQ = 160 mA*



*Figure 82. I<sub>DQ</sub> vs. Gate Voltage for Various Temperature, V<sub>DD</sub> = 2.5 V* 



*Figure 83. I<sub>DD</sub> vs. P<sub>IN</sub> at Various Frequencies, V<sub>DD</sub> = 2.5 V, I<sub>DQ</sub> = 160 mA* 

 $183\,$ 

 $184$ 



*Figure 84. IGG1 vs. PIN at Various Temperatures, 36 GHz, VDD = 2.5 V, IDQ = 160 mA*

### <span id="page-20-0"></span>**THEORY OF OPERATION**

The ADL8106 is a wideband GaAs, pHEMT, low noise amplifier. Figure 85 shows a simplified block diagram. The drain current is set by the negative voltage applied to the VGG1 pin. The drain bias voltage is applied through the VDD1 and VDD2 pins with the current split evenly between the two pins. Bias inductors are integrated.

The RFIN and RFOUT pins are ac-coupled and matched to 50 Ω. However, if these pins are connecting to devices with bias levels that are not equal to 0 V, externally ac-couple the RFIN and RFOUT pins.



*Figure 85. Simplified Block Diagram*

<span id="page-21-0"></span>Figure 86 shows the basic connections for operating the ADL8106. The RFIN and RFOUT pins are internally ac-coupled in the RF path. However, if the dc bias level of the input signal is not equal to 0 V, externally ac-couple the RFIN pin. Likewise, if the RFOUT pin is driving an input with a bias level other than 0 V, externally ac-couple this pin.

Apply a gate voltage of approximately −0.65V to the VGG1 pad to set the  $I_{\text{DO}}$  to 120 mA. The drain bias voltage is applied to the VDD1 and VDD2 pads (3 V nominal). Both pads must be used with each pad drawing the same current. Decouple all gate and drain bias pins as shown in Figure 86.

The recommended assembly drawing is shown in [Figure 94,](#page-25-0) which represents the configuration used to characterize and qualify the device.



*Figure 86. Basic Connections*

#### <span id="page-22-0"></span>**POWER-UP AND POWER-DOWN SEQUENCING**

To avoid damaging the device, careful attention must be paid to the power-up and power-down sequencing of the RF input, the gate bias voltages, and the drain bias voltage.

#### **Power-Up Sequence**

The following power-up sequencing is recommended:

- **1.** Connect GND to ground.
- **2.** Set V<sub>GG1</sub> to −2 V.
- **3.** Set  $V_{DD1}$  and  $V_{DD2}$  to 3 V.
- **4.** Increase  $V_{GG1}$  to achieve an  $I_{DQ}$  = 120 mA.
- **5.** Apply the RF signal.

Note that if the desired final gate voltage is known,  $V_{GG1}$  can be set to that voltage value directly in Step 2 and skip Step 4.

#### **Power-Down Sequence**

The following power-down sequencing is recommended:

- **1.** Turn off the RF signal.
- **2.** Decrease V<sub>GG1</sub> to −2 V to achieve an  $I_{\text{DO}} = 0$  mA.
- **3.** Decrease  $V_{DD1}$  and  $V_{DD2}$  to 0 V.
- **4.** Increase  $V_{GG1}$  to 0 V.

#### **BIASING THE ADL8106 WITH THE HMC920**

The [HMC920](https://www.analog.com/HMC920LP5E) is designed to provide active bias control for depletion mode amplifiers, such as the ADL8106. The HMC920 measures and regulates drain current to compensate for temperature changes and part-to-part variations in drain current to gate voltage relationship. Additionally, the HMC920 properly sequences gate and drain voltages to ensure safe on and off operation and offers circuit self protection in the event of a short circuit. The active bias controller contains an internal charge pump that generates the negative voltage needed to drive the VGG1 pin on the ADL8106. Alternatively, an external negative voltage can be provided.

For more information regarding the use of the HMC920, refer to the HMC920 data sheet and the [AN-1363 Application Note](https://www.analog.com/an-1363).

#### **Application Circuit Setup**

[Figure 87](#page-23-0) shows the application circuit for bias control of the ADL8106 using the HMC920. The HMC920 drain current is measured and the VGATE output voltage adjusts until the set point drain current is achieved. The various external component values around the HMC920 are calculated as follows.

The target drain current must first be determined and set. This current must be set based on the maximum drain current that is expected to be required during operation, including when the device is generating the maximum expected output power. This current is set by the resistor connected between the ISENSE pin on the HMC920 (Pin 25) and ground using the following equation:

 $I_{DRAIN}(A) = 165/R_{SPNSF} + 0.0135$ 

To ensure adequate headroom, the supply voltage for the HMC920 must be set higher than the target drain voltage to the ADL8106 (3 V). Accordingly, the supply voltage to HMC920 is set to 5 V.

The voltage on the LDOCC pin (Pin 29) on the HMC920 drives the VDRAIN pins which in turn drive the VDDx pins of the ADL8106. Because the LDOCC output is connected to the VDRAIN output through an internal metal-oxide semiconductor field effect transistor (MOSFET) switch with an on resistance of 0.5  $Ω$ , the LDOCC voltage must be set slightly higher than the target drain voltage to the ADL8106. To determine the required LDOCC voltage, use the following equation:

VLDOCC = VDRAIN + IDRAIN × 0.5

Therefore, VLDOCC =  $3 V + (0.14 \times 0.5) = 3.07 V$ .

To set VLDOCC to 3.07 V, use the following equation with R5 set to 10 kΩ:

 $R8 = (R5/2) \times (VDOCC - 2)$ 

Therefore, R8 = (10000/2) × (3.07 – 2) = 5.350 kΩ (choose 5.36 kΩ standard value).

<span id="page-23-0"></span>

*Figure 87. Active Bias Control of the ADL8106 Using the HMC920*

#### **HMC920 Bias Sequence**

When the ADL8106 bias control circuit (HMC920) is set up, the bias can be toggled on and off by applying 3.5 V (high) or 0 V (low) to the EN pin. If EN is left floating, the pin floats high. When EN is set to 3.5 V, gate voltage ( $V<sub>GATE</sub>$ ) initially drops to −2 V and drain voltage ( $V_{DRAIN}$ ) rises to 3 V. Then,  $V_{GATE}$  and VGG1 voltage  $(V_{GG1})$  increase until drain current ( $I_{DRAIN}$ ) reaches its target value. The closed control loop then regulates  $I_{DRAIN}$  to its target value. When the EN pin goes low, V<sub>GATE</sub> and V<sub>GG1</sub> drop back to −2 V and  $V_{DRAIN}$  drops to 0 V.

#### **Constant Drain Current Biasing vs. Constant Gate Voltage Biasing**

In comparison to a constant gate voltage bias, where the current increases dynamically when RF power is applied, constant drain current bias results in constant power consumption.

The performance of the constant drain current circuit is summarized in Figure 88 to [Figure 93.](#page-24-0) (Note that these measurements were performed on the ADL8106 encapsulated in a surface-mount package for convenience). These figures include comparisons with constant gate voltage bias.

The OP1dB and  $P_{SAT}$  performance for the constant drain current bias can be varied by varying the drain current setpoint. By increasing the bias current, OP1dB and  $P_{SAT}$  improve as shown in [Figure](#page-24-0) [90](#page-24-0) and [Figure 93](#page-24-0). The trade-off with constant drain current is that the drain current is present for all RF input and output power levels.

Note that Figure 88 indicates a current consumption of 175 mA, which includes the complete current consumption of the circuit, that is, 140 mA drain current for the ADL8106 and an additional 35 mA of  $I_{\text{DO}}$  in the [HMC920](https://www.analog.com/HMC920). Also, the PAE for constant drain current bias in [Figure 91](#page-24-0) assumes a supply voltage of 5 V (the supply voltage to the HMC920) and a constant current of 175 mA.

The HMC920 is not available in die form. If a die-level active bias controller is required, the [HMC981](https://www.analog.com/HMC981) can be used. However, the minimum output voltage that the HMC981 supports is 4 V. As a result, to operate the HMC981 with the ADL8106 at 3 V, insert a small resistor between the HMC981 and the ADL8106 (for example, 6.98 Ω achieves a 1 V drop for a constant drain current of 140 mA).



*Figure 88. I<sub>DD</sub> vs. P<sub>IN</sub>, V<sub>DD</sub> = 3 V, Frequency = 36 GHz, Constant Drain Current Bias (140 mA + 35 mA) and Constant Gate Voltage Bias (* $I_{DO}$  *= 120 mA)* 

<span id="page-24-0"></span>

*Figure 89. OP1dB vs. Frequency for Various Temperatures, Data Measured with Constant Drain Current of 140 mA*



*Figure 90. OP1dB vs. Frequency for Various Constant Drain Currents*







*Figure 92. PSAT vs. Frequency for Various Temperatures, Data Measured with IDD = 140 mA*



*Figure 93. PSAT vs. Frequency for Various Constant Drain Currents*

#### <span id="page-25-0"></span>**ASSEMBLY DIAGRAM**



*Figure 94. Assembly Diagram*

#### <span id="page-26-0"></span>**MOUNTING AND BONDING TECHNIQUES FOR MILLIMETERWAVE GAAS MMICS**

Attach the die directly to the ground plane with conductive epoxy (see the Handling Precautions section, the Mounting section, and the Wire Bonding section).

Place the microstrip substrates as close to the die as possible to minimize ribbon bond length. Typical die to substrate spacing is 0.076 mm to 0.152 mm (3 mil to 6 mil).



*Figure 95. High Frequency Input Wideband Matching*



*Figure 96. High Frequency Output Wideband Matching*

#### **HANDLING PRECAUTIONS**

To avoid permanent damage, follow these storage, cleanliness, static sensitivity, transient, and general handling precautions:

- ► Place all bare die in either waffle or gel-based ESD protective containers and then seal the die in an ESD protective bag for shipment. Once the sealed ESD protective bag is opened, store all die in a dry nitrogen environment.
- ► Handle the chips in a clean environment. Do not attempt to clean the chip using liquid cleaning systems.
- ► Follow ESD precautions to protect against ESD strikes.
- ► While bias is applied, suppress instrument and bias supply transients. Use shielded signal and bias cables to minimize inductive pick up.
- ► Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers. The surface of the chip may have fragile air bridges and must not be touched with vacuum collet, tweezers, or fingers.

#### **MOUNTING**

Before the epoxy die is attached, apply a minimum amount of epoxy to the mounting surface so that a thin epoxy fillet is observed around the perimeter of the chip after it is placed into position. Cure the epoxy per the schedule of the manufacturer.

#### **WIRE BONDING**

RF bonds made with  $0.076$  mm  $\times$   $0.0127$  mm (3 mil  $\times$  0.5 mil) gold ribbon is recommended for the RF ports. These bonds must be thermionically bonded with a force of 40 g to 60 g. Thermionically bonded dc bonds of 0.025 mm (1mil) diameter are recommended. Create ball bonds with a force of 40 g to 50 g, and wedge bonds with a force of 18 g to 22 g. Create all bonds with a nominal stage temperature of 150°C. Apply the minimum amount of ultrasonic energy (depending on the process and package being used) to achieve reliable bonds. Keep all bonds as short as possible, less than 0.203 mm (8 mil).

Alternatively, use short RF bonds that are 0.076 mm to 0.152 mm (3 mil to 6 mil) and made with two 0.025 mm (1 mil) diameter wires.