

FEATURES

5.7 kV rms signal isolated CAN FD transceiver 1.7 V to 5.5 V supply and logic side levels 4.5 V to 5.5 V supply on bus side ISO 11898-2:2016-compliant CAN FD Data rates up to 12 Mbps for CAN FD Low maximum loop propagation delay: 150 ns Extended common-mode range: ±25 V Bus fault protection (CANH, CANL): ±40 V Passes EN 55022, Class B by 6 dB

[Safety and regulatory approvals](https://www.analog.com/icouplersafety?doc=ADM3050E.pdf)

VDE certificate of conformity, VDE V 0884-10 (pending) UL: 5700 V rms for 1-minute duration per UL 1577 (pending) CSA component acceptance 5A at 5.7 kV rms IEC 60950, IEC 61010 (pending) High common-mode transient immunity: >75 kV/µs Industrial operating temperature range: −40°C to +125°C

APPLICATIONS

CANOpen, DeviceNet, and other CAN bus implementations Industrial automation Process control and building control Transport and infrastructure

GENERAL DESCRIPTION

The ADM3050E is a 5.7 kV rms isolated controller area network (CAN) physical layer transceiver with a high performance, basic feature set. The ADM3050E fully meets the CAN flexible data rate (CAN FD) ISO 11898-2:2016 requirements and is further capable of supporting data rates as high as 12 Mbps.

The device employs Analog Devices, Inc., *i*Coupler® technology to combine a 2-channel isolator and a CAN transceiver into a single small outline integrated circuit (SOIC) surface-mount package. The ADM3050E is a fully isolated solution for CAN and CAN FD applications. The ADM3050E provides isolation between the CAN controller and physical layer bus. Safety and regulatory approvals (pending) for a 5.7 kV rms withstand voltage, an 849 VPEAK working voltage, and a 12.8 kV surge test, ensure that the ADM3050E meets application isolation requirements.

5.7 kV rms, Signal Isolated, Basic CAN FD Transceiver

Data Sheet **[ADM3050E](https://www.analog.com/ADM3050E?doc=ADM3050E.pdf)**

FUNCTIONAL BLOCK DIAGRAM

Low loop propagation delays and the extended common-mode range of ±25 V support robust communication on longer bus cables. Dominant timeout functionality protects against bus lock up in a fault condition, and current limiting and thermal shutdown features protect against output short circuits. The CAN bus input and output pins are protected to ± 40 V against accidental connection to a $+24$ V bus supply. The device is fully specified over the −40°C to +125°C industrial temperature range.

Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADM3050E.pdf&product=ADM3050E&rev=B)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

REVISION HISTORY

12/2018-Rev. 0 to Rev. A

10/2018-Revision 0: Initial Version

SPECIFICATIONS

All voltages are relative to their respective ground, 1.7 V ≤ V_{DD1} ≤ 5.5 V, 4.5 V ≤ V_{DD2} ≤ 5.5 V, and −40°C ≤ T_A ≤ +125°C, unless otherwise noted. Typical specifications are at $V_{DD1} = V_{DD2} = 5$ V and $T_A = 25$ °C, unless otherwise noted.

1 |CM_H| is the maximum common-mode voltage slew rate that can be sustained while maintaining CANH/CANL recessive or RXD ≥ V_{DD1} − 0.2 V. |CM_L| is the maximum common-mode voltage slew rate that can be sustained while maintaining CANH/CANL dominant or RXD ≤ 0.4 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

TIMING SPECIFICATIONS

All voltages are relative to their respective ground, 1.7 V ≤ V_{DD1} ≤ 5.5 V, 4.5 V ≤ V_{DD2} ≤ 5.5 V, and −40°C ≤ T_A ≤ +125°C, unless otherwise noted. Typical specifications are at $V_{DD1} = V_{DD2} = 5$ V and T_A = 25°C, unless otherwise noted.

TIMING DIAGRAMS

Figure 3. Dominant Timeout, tDT

INSULATION AND SAFETY RELATED SPECIFICATIONS

For additional information, see [www.analog.com/icouplersafety.](https://www.analog.com/icouplersafety?doc=ADM3050E.pdf)

Table 3.

PACKAGE CHARACTERISTICS

Table 4.

¹ The device is considered a two-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

² Input capacitance is from any input data pin to ground.

REGULATORY INFORMATION

ADM3050EBRWZ

See [Table 11](#page-9-3) and the [Insulation Lifetime](#page-16-4) section for the recommended maximum working voltages for specific cross isolation waveforms and insulation levels. The ADM3050EBRWZ is pending approval or approved by the organizations listed in [Table 5.](#page-5-3)

Table 5.

Data Sheet **ADM3050E**

¹ In accordance with UL 1577, each ADM3050E is proof tested by applying an insulation test voltage ≥ 6840 V rms for 1 sec.

² In accordance with DIN V VDE V 0884-10, each product is proof tested by applying an insulation test voltage ≥ 1592 V_{FEAK} for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

ADM3050EBRIZ

See [Table 11](#page-9-3) and the [Insulation Lifetime](#page-16-4) section for the recommended maximum working voltages for specific cross isolation waveforms and insulation levels. The ADM3050EBRIZ is pending approval or approved by the organizations listed in [Table 6.](#page-6-2)

Table 6.

¹ In accordance with UL 1577, each ADM3050E is proof tested by applying an insulation test voltage ≥ 6840 V rms for 1 sec.

² In accordance with DIN V VDE V 0884-10, each product is proof tested by applying an insulation test voltage \geq 1592 V_{PEAK} for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS (PENDING)

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data.

Table 7. ADM3050EBRWZ VDE Characteristics

Table 8. ADM3050EBRIZ VDE Characteristics

Figure 4. ADM3050EBRWZ Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-10 (See th[e Thermal](#page-9-1) [Resistance](#page-9-1) Section for Additional Information)

Figure 5. ADM3050EBRIZ Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-10 (See th[e Thermal](#page-9-1) [Resistance](#page-9-1) Section for Additional Information)

ABSOLUTE MAXIMUM RATINGS

Pin voltages with respect to GND₁/GND₂ are on same side, unless otherwise noted.

Table 9.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Parameter Insulation Rating (20-Year Lifetime)2 VDE 0884-11 Lifetime Conditions Fulfilled AC Voltage Bipolar Waveform Basic Insulation **849 V_{PEAK}** All examples the Lifetime limited by insulation lifetime per VDE-0884-11 Reinforced Insulation 707 V_{PEAK} 2707 V_{PEAK} 2008 2009 2014 Lifetime limited by insulation lifetime per VDE-0884-11 Unipolar Waveform Basic Insulation 1697 V_{PEAK} 1697 V_{PEAK} Lifetime limited by insulation lifetime per VDE-0884-11 Reinforced Insulation 1275 V_{PEAK} 1275 V_{PEAK} Lifetime limited by package creepage per IEC 60664-1 DC Voltage Basic Insulation 1560 V_{PEAK} 1560 V_{PEAK} Lifetime limited by package creepage per IEC 60664-1 Reinforced Insulation **1980** V_{PEAK} 280 V_{PEAK} Lifetime limited by package creepage per IEC 60664-1

¹ The maximum continuous working voltage refers to the continuous voltage magnitude imposed across the isolation barrier. See th[e Insulation Lifetime s](#page-16-4)ection for more details.

² Insulation capability without regard to creepage limitations. Working voltage may be limited by the PCB creepage when considering rms voltages for components soldered to a PCB (assumes Material Group I up to 1250 V rms), or by the SOIC_W package creepage of 7.8 mm, when considering rms voltages for Material Group II.

THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. Careful attention to PCB thermal design is required.

Table 10. Thermal Resistance

¹ The thermocouple is located at the center of the package underside, and the test was conducted on a 4-layer board with thin traces. See th[e Thermal](#page-16-3) [Analysis](#page-16-3) section for the thermal model definitions.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

14971-004

 $\overline{6}$

Figure 7. 8-Lead SOIC_IC Pin Configuration

Table 12. Pin Function Descriptions

¹ N/A means not applicable.

OPERATIONAL TRUTH TABLE

Table 13. Truth Table

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 8. Supply Current (I_{DD1}) vs. Data Rate

Figure 11. t_{TXD_DOM} vs. Temperature

Figure 13. tLOOP_RISE vs. Temperature

Data Sheet **[ADM3050E](https://www.analog.com/ADM3050E?doc=ADM3050E.pdf)**

Figure 19. Dominant Timeout (t_{DT}) vs. Temperature

TEST CIRCUITS

Figure 20. Driver Voltage Measurement

Figure 23. RDIFF and CDIFF Measured in Recessive State, Bus Disconnected

Figure 21. Receiver Voltage Measurement

Figure 22. Switching Characteristics Measurements

Figure 24. Input Resistance (RINx) and Input Capacitance (CINx) Measured in Recessive State, Bus Disconnected

TERMINOLOGY

I_{DD1}

 I_{DD1} is the current drawn by the V_{DD1} pin.

IDD2

I_{DD2} is the current drawn by the V_{DD1} pin.

V_{OD} and V_{ID}

 V_{OD} and V_{ID} are the differential voltages from the transmitter or at the receiver on the CANH and CANL pins.

tTXD_DOM

tTXD_DOM is the propagation delay from a low signal on TXD to transition the bus to a dominant state.

tTXD_REC

 t_{TXD_REC} is the propagation delay from a high signal on TXD to transition the bus to a recessive state.

t_{LOOP} FALL

t_{LOOP_FALL} is the propagation delay of a low signal on the TXD pin to the bus dominant. $t_{\rm ON_LOOP}$ transitions low on the RXD pin.

tLOOP_RISE

t_{LOOP_RISE} is the propagation delay of a high signal on TXD to the bus recessive. torr_LOOP transitions high on the RXD pin.

tBIT_TXD

t_{BIT_TXD} is the bit time at the TXD pin as transmitted by the CAN controller. See [Figure 2](#page-4-2) for level definitions.

tBIT_BUS

tBIT_BUS is the bit time as transmitted by the transceiver to the bus. When compared with a given t_{BIT_TXD}, a measure of bit symmetry from the TXD digital isolation channel and CAN transceiver can be determined. Se[e Figure 2](#page-4-2) for level definitions.

tBIT_RXD

 $t_{\text{BIT_RXD}}$ is the bit time on the RXD output pin, which can be compared with tBIT_TXD for a round trip measure of pulse width distortion through the TXD digital isolation channel, the CAN transceiver, and back through the RXD isolation channel.

THEORY OF OPERATION **CAN TRANSCEIVER OPERATION**

The ADM3050E facilitates communication between a CAN controller and the CAN bus. The CAN controller and the ADM3050E communicate with standard 1.8 V, 2.5 V, 3.3 V or 5.0 V CMOS levels. The internal transceiver translates the CMOS levels to and from the CAN bus.

The CAN bus has two states: dominant and recessive. The recessive state is present on the bus when the differential voltage between CANH and CANL is less than 0.5 V. In the recessive state, both the CANH pin and CANL pin are set to high impedance and are loosely biased to a single-ended voltage of 2.5 V. A dominant state is present on the bus when the differential voltage between CANH and CANL is greater than 1.5 V. The transceiver transmits a dominant state by driving the singleended voltage of the CANH line to 3.5 V and the CANL pin to 1.5 V. The recessive and dominant states correspond to CMOS high and CMOS low, respectively, on the RXD pin and TXD pin.

A dominant state from another node overwrites a recessive state on the bus. A CAN frame can be set for higher priority by using a longer string of dominant bits to gain control of the CAN bus during the arbitration phase. While transmitting, a CAN transceiver also reads back the state of the bus. When a CAN controller receives a dominant state while transmitting a recessive state during arbitration, the CAN controller surrenders the bus to the node still transmitting the dominant state. The node that gains control during the arbitration phase reads back only its own transmission. This interaction between recessive and dominant states allows competing nodes to negotiate for control of the bus while avoiding contention between nodes.

Industrial applications can have long cable runs. These long runs may have differences in local earth potential. Different sources may also power nodes. The ADM3050E transceiver has a ±25 V common-mode range (CMR) that exceeds the ISO11898-2 requirement and further increases the tolerance to ground variation.

See the [AN-1123 Application Note](https://www.analog.com/AN-1123/?doc=ADM3050E.pdf) for additional information on CAN.

SIGNAL ISOLATION

The ADM3050E device provides galvanic signal isolation implemented on the logic side of the interface. The RXD and TXD channels are isolated using a low propagation delay on/off keying (OOK) architecture with *i*Coupler digital isolation technology.

The low propagation delay isolation, quick transceiver conversion speeds, and integrated form factor are critical for longer cable lengths, higher data speeds, and reducing the total solution board space. The ADM3050E isolated transceiver reduces solution board space while increasing data transfer rates over discrete optocoupler and transceiver solutions.

INTEGRATED AND CERTIFIED IEC ELECTROMAGNETIC COMPATIBILITY (EMC) SOLUTION

Typically, designers must add protections against harsh operating environments while also making the product as small as possible. To reduce the board space and the design efforts needed to meet system level ESD standards, the ADM3050E isolated transceiver has brought robust protection circuitry on-chip for the CANH and CANL lines.

±40 V MISWIRE PROTECTION

High voltage miswire events commonly occur when the system power supply is connected directly to the CANH and the CANL bus lines during assembly. Supplies may also be shorted by accidental damage to the field bus cables while the system is operating. Accounting for inductive kick and switching effects, the ADM3050E isolated transceiver CAN bus lines are protected against these miswire or shorting events in systems with up to nominal 24 V supplies. The CANH and CANL signal lines can withstand a continuous supply short with respect to GND₂ or between the CAN bus lines without damage. This level of protection applies when the device is either powered or unpowered.

DOMINANT TIMEOUT

The ADM3050E features a dominant timeout (t_{DT} in [Figure 3\)](#page-4-3). A TXD line shorted to ground, or malfunctioning CAN controller are examples of how a single node can indefinitely prevent further bus traffic. t_{DT} limits how long the dominant state can transmit to the CAN bus by the transceiver. The TXD function restores when the line is presented with a logic low.

The t_{DT} minimum also inherently creates a minimum data rate. Under normal operation, the CAN protocol allows five consecutive bits of the same polarity before stuffing a bit of opposite polarity into the transmitting bit sequence. When an error is detected, the CAN controller purposely violates the bit stuffing rules by producing six consecutive dominant bits. At any given data rate, the CAN controller must transmit as many as 11 consecutive dominant bits to effectively limit the ADM3050E minimum data rate to 9600 bps.

FAIL-SAFE FEATURES

In cases where the TXD input pin is allowed to float to prevent bus traffic interruption, the TXD input channel has an internal pull-up to the $\mathrm{V_{DD1}}$ pin. The pull-up holds the transceiver in the recessive state.

THERMAL SHUTDOWN

The integrated transceiver is designed with thermal shutdown circuitry to protect the device from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. The circuitry disables the driver outputs when the die temperature reaches 175°C. The drivers are enabled after the die has cooled.

APPLICATIONS INFORMATION **RADIATED EMISSIONS AND PCB LAYOUT**

The ADM3050E isolated CAN transceivers with integrated dc-to-dc converters pass EN 55022, Class B by 6 dB on a simple 2-layer PCB design. Neither stitching capacitance nor high voltage surface mount (SMT) safety capacitors are required to meet this emission level.

PCB LAYOUT

The ADM3050E isolated CAN transceiver requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the logic input supply (V_{DD1}) , and the shared CAN transceiver and digital isolator supply pin (V_{DD2}) . The recommended bypass capacitor value is 0.1 μF. Note that low effective series resistance (ESR) bypass capacitors are required and must be placed as close to the chip pads as possible. The total lead length between both ends of the capacitor and the input power supply pin must not exceed 10 mm. Bypassing between Pin 1, Pin 7, and Pin 8 and between Pin 16, Pin 10, and Pin 9 must also be considered, unless the ground pair on each package side is connected in close proximity to the package.

In applications involving high common-mode transients, minimize board coupling across the isolation barrier. Design the board layout so that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this equal coupling can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

Figure 25. Recommended 16-Lead SOIC_W PCB Layout

14971-010

Figure 26. Recommended 8-Lead SOIC_IC PCB Layout

THERMAL ANALYSIS

The ADM3050E device consists of three internal die attached to a split lead frame. For the purposes of thermal analysis, the die are treated as a thermal unit, with the highest junction temperature reflected in the θ_{IA} value fro[m Table 10.](#page-9-4) The θ_{IA} value is based on measurements taken with the devices mounted on a JEDEC standard, 4-layer board with fine width traces and still air.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period of time. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces.

The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and is the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

SURFACE TRACKING

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components, allowing the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and can therefore provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group.

The material group and creepage for the ADM3050E isolator is listed i[n Table 3](#page-5-0) for both the 8-lead, increased creepage SOIC package option and the 16-lead, wide body SOIC package option.

INSULATION WEAR OUT

The lifetime of insulation caused by wear out is determined by its thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

Testing and modeling have shown that the primary driver of long-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as dc stress, which causes very little wear out because there is no displacement current, and an ac component time varying voltage stress, which causes wear out.

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this reflects isolation from line voltage. Many practical applications have combinations of 60 Hz ac and dc across the barrier, as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as shown in Equation 2. For insulation wear out with the polyimide materials used in these products, the ac rms voltage determines the product lifetime.

$$
V_{RMS} = \sqrt{V_{AC\,RMS}^2 + V_{DC}^2}
$$
 (1)

or

$$
V_{AC\,RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}
$$
 (2)

where:

VRMS is the total rms working voltage.

VAC RMS is the time varying portion of the working voltage. *VDC* is the dc offset of the working voltage.

CALCULATION AND USE OF PARAMETERS EXAMPLE

The following example frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms and a 400 V_{DC} bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clearance, and lifetime of a device, see [Figure 27](#page-17-1) and the following equations.

Figure 27. Critical Voltage Example

The working voltage across the barrier from Equation 1 is

$$
V_{RMS} = \sqrt{V_{AC RMS}^2 + V_{DC}^2}
$$

$$
V_{RMS} = \sqrt{240^2 + 400^2}
$$

$$
V_{RMS} = 466 \text{ V}
$$

This V_{RMS} value is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the ac rms voltage, use Equation 2.

$$
V_{AC\,RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}
$$

$$
V_{AC\,RMS} = \sqrt{466^2 - 400^2}
$$

$$
V_{AC\,RMS} = 240 \text{ V} \text{ rms}
$$

In this case, the ac rms voltage is simply the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage in [Table 11](#page-9-3) for the expected lifetime, which is less than a 60 Hz sine wave, and is well within the limit for a 50-year service life.

Note that the dc working voltage limit is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.