

7.5 kV RMS/3.75 kV RMS, Dual-Channel LVDS 2.5 Gigabit Isolator

FEATURES

- ► 7.5 kV rms/3.75 kV rms LVDS isolators
- ► Complies with TIA/EIA-644-A LVDS signal levels
- Dual-channel configuration (ADN4620: $2 + 0$, ADN4621: $1 + 1$)
- ► Any data rate up to 2.5 Gbps switching with low jitter
	- ► 5 Gbps total bandwidth across two channels
	- \blacktriangleright 2.15 ns typical propagation delay
	- ► Typical jitter: 0.82 ps rms random, 40 ps total peak-to-peak
- ► Lower power 1.8 V supplies with 3.3 V supplies for I/O
- ► Up to ±8 kV IEC 61000-4-2 ESD protection across isolation barrier
- ► High common-mode transient immunity: 70 kV/μs typical
- ► [Safety and regulatory approvals](https://www.analog.com/icouplersafety) (16-lead SOIC_IC package)
	- ► UL (pending): 7500 V rms for 1 minute per UL 1577
	- ► CSA Component Acceptance Notice 5A (pending)
	- ► VDE certificate of conformity, reinforced insulation (pending)
	- ► DIN V VDE V 0884-11 (VDE V 0884-11):2017-01
		- V_{IORM} = 1500 V_{PEAK} (maximum working insulation voltage)
- ► Enable or disable refresh (20-lead SSOP package)
- ► Operating temperature range: −40°C to +125°C
- ► [Compact SSOP package with 5.3 mm creepage](#page-26-0) or [wide SO-](#page-26-0)[IC_IC package with 15.1 mm creepage](#page-26-0)

APPLICATIONS

- ► Analog front-end isolation
- ► Data plane isolation
- ► Isolated high speed clock and data links
- ► Multigigabit serialization/deserialization (SERDES)
- ► PCB-to-PCB optical replacement (for example, short reach fiber)

FUNCTIONAL BLOCK DIAGRAMS

 4 REFRESH₁ AND REFRESH₂ PINS ARE ONLY AVAILABLE ON THE SSOP OPTION $_\odot$

Figure 1. ADN4620 Two Forward Channels

Figure 2. ADN4621 One Forward and One Reverse Channel

GENERAL DESCRIPTION

The ADN4620/ADN4621¹ are dual-channel, signal isolated, low voltage differential signaling (LVDS) buffers that operate at up to 2.5 Gbps with very low jitter. The devices integrate Analog Devices, Inc., *i*Coupler® technology, enhanced for high speed operation to provide drop-in galvanic isolation of LVDS signal chains. AC coupling and/or level shifting to the LVDS receivers and from the LVDS drivers allows isolation of other high speed signals, such as current mode logic (CML).

The ADN4620/ADN4621 include a refresh mechanism to monitor the input and output states and ensure that they remain the same in the absence of data transitions (for example, at power-on). For lower power consumption and high speed operation with low jitter, the isolator circuits rely on 1.8 V supplies, while 3.3 V supplies are used for LVDS receivers to support the full common-mode range with an input voltage range (input common mode plus differential input voltage) of 0 V to 2.4 V per [Table 2](#page-3-0).

The devices are fully specified over a wide industrial temperature range and are available in a [compact SSOP package with 5.3](#page-26-0) [mm creepage](#page-26-0) (for reinforced insulation at ac mains voltages) or a wide SOIC IC package with 15.1 mm creepage (for high working insulation voltages up to 1500 V peak, reinforced).

¹ Protected by U.S. Patents 7,075,329; 9,941,565; and 10,205,442. Other patents are pending.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

9/2022-Rev. 0 to Rev. A

6/2022-Revision 0: Initial Version

For all minimum and maximum specifications, V_{DD1} = 1.7 V to 1.9 V, V_{DD2} = 1.7 V to 1.9 V, V_{IO1} = 3 V to 3.6 V, V_{IO2} = 3 V to 3.6 V and T_A = −40°C to +125°C, unless otherwise noted. For all typical specifications, V_{DD1} = V_{DD2} = 1.8 V, V_{IO1} = V_{IO2} = 3.3 V, and T_A = 25°C. For all specifications, $\mathsf{REFRESH}_1$ = GND $_1$ and $\mathsf{REFRESH}_2$ = GND $_2$, unless otherwise noted.

¹ These specifications are guaranteed by design and characterization.

² t denotes time.

 3 |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining any D_{OUTx+} or D_{OUTx−} pin in the same state as the corresponding D_{INx+} or D_{INx}- pin (no change in output) or producing the expected transition on any D_{OUTx+} or D_{OUTx}- pin if the applied common-mode transient edge is coincident with a data transition on the corresponding D_{INx+} or D_{INx}- pin. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

RECEIVER INPUT THRESHOLD TEST VOLTAGES

Table 2. Test Voltages for Receiver Operation

TIMING SPECIFICATIONS

For all minimum and maximum specifications, V_{DD1} = V_{DD2} = 1.7 V to 1.9 V and T_A = −40°C to +125°C, unless otherwise noted. For all typical specifications, V_{DD1} = V_{DD2} = 1.8 V and T_A = 25°C.

Table 3.

 1 These specifications are guaranteed by design and characterization.

- ² Duty cycle, or pulse skew, is the magnitude of the maximum difference between t_{PLH} and t_{PHI} for any Channel x of a device (where x = 1 or 2), that is, $|t_{P|HY} t_{PHY}|$.
- 3 Channel to channel, or output skew, is the difference between the largest and smallest values of t_{PLHx} within a device or the difference between the largest and smallest values of t_{PHLX} within a device, whichever of the two is greater.
- ⁴ Part to part output skew is the difference between the largest and smallest values of t_{Pl+kt} across multiple devices or the difference between the largest and smallest values of t_{PHLX} across multiple devices, whichever of the two is greater.
- ⁵ Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter. V_{ID} = 400 mV p-p, V_{IC} = 1.2 V, and t_R / t_F < 0.05 ns (20% to 80%).
- ⁶ This specification is measured over a population of \sim 3,000,000 edges.
- ⁷ Peak-to-peak jitter specifications include jitter due to pulse skew ($t_{SK(D)}$).
- ⁸ Using the following formula: $t_{TJ(p-p)} = 14 \times t_{RJ(rms)} + t_{DJ(p-p)}$.
- ⁹ With an input phase jitter of 340 fs rms subtracted.

¹⁰ With an input phase jitter of 155 fs rms subtracted.

INSULATION AND SAFETY RELATED SPECIFICATIONS

For additional information, see [www.analog.com/icouplersafety.](https://www.analog.com/icouplersafety?doc=ADN4654-4655-4656.pdf)

Table 4. RS-20 Shrink Small Outline Package [SSOP]

Table 5. RI-16-3 Wide Body, with 15.1 mm Creepage [SOIC_IC] Package

PACKAGE CHARACTERISTICS

¹ The device is considered a 2-terminal device: Pin 1 through Pin 10 are shorted together (Pin 1 through Pin 8 for SOIC_IC), and Pin 11 through Pin 20 are shorted together (Pin 9 through Pin 16 for SOIC_IC).

² Input capacitance is from any input data pin to ground.

REGULATORY INFORMATION

Table 7. RS-20 Shrink Small Outline Package [SSOP]

See [Table 14](#page-9-0), [Table 15](#page-9-0) and the [Insulation Lifetime](#page-24-0) section for details regarding the recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

1 In accordance with UL 1577, each ADN4620/ADN4621 is proof tested by applying an insulation test voltage ≥4500 V rms for 1 sec.

² Working voltages are quoted for Pollution Degree 2, Material Group III. ADN4620/ADN4621 case material has been evaluated by CSA as Material Group I.

³ In accordance with DIN V VDE V 0884-11, each ADN4620/ADN4621 is proof tested by applying an insulation test voltage ≥2813 V_{PEAK} for 1 sec (partial discharge detection limit = 5 pC).

Table 8. RI-16-3 Wide Body, with 15.1 mm Creepage [SOIC_IC] Package

1 In accordance with UL 1577, each ADN4620/ADN4621 is proof tested by applying an insulation test voltage ≥9000 V rms for 1 sec.

² Working voltages are quoted for Pollution Degree 2, Material Group III. ADN4620/ADN4621 case material has been evaluated by CSA as Material Group I.

³ In accordance with DIN V VDE V 0884-11, each ADN4620/ADN4621 is proof tested by applying an insulation test voltage ≥2813 V_{PEAK} for 1 sec (partial discharge detection limit = 5 pC).

DIN V VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS (PENDING)

This isolator is suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data.

Table 9. RS-20 Shrink Small Outline Package [SSOP]

¹ For information about t_M , t_{INI} , and V_{IO} , see DIN V VDE V 0884-11.

Figure 3. Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-11, SSOP

Table 10. RI-16-3 Wide Body, with 15.1 mm Creepage [SOIC_IC] Package

Description	Test Conditions/Comments ¹	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to IV	
For Rated Mains Voltage ≤ 600 V rms			I to IV	
For Rated Mains Voltage \leq 1000 V rms			I to III	

Table 10. RI-16-3 Wide Body, with 15.1 mm Creepage [SOIC_IC] Package

¹ For information about t_M , t_{INI} , and V_{IO} , see DIN V VDE V 0884-11.

Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-11, SOIC_IC

RECOMMENDED OPERATING CONDITIONS

ABSOLUTE MAXIMUM RATINGS

Table 12.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operation environment. Close attention to PCB thermal design is required.

 θ_{JA} is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. Ψ_{JT} is the junction to top thermal characterization parameter.

Table 13. Thermal Resistance

¹ Test Condition 1: thermal impedance simulated with 4-layer standard JEDEC PCB.

¹ Maximum continuous working voltage refers to the continuous voltage magnitude imposed across the isolation barrier in a Pollution Degree 2 environment. See the [Insulation Lifetime](#page-24-0) section for more details.

ABSOLUTE MAXIMUM RATINGS

Table 15. Maximum Continuous Working Voltage, RI-16-3 Wide Body, with 15.1 mm Creepage [SOIC_IC] Package

 1 Maximum continuous working voltage refers to the continuous voltage magnitude imposed across the isolation barrier in a Pollution Degree 2 environment. See the [Insulation Lifetime](#page-24-0) section for more details.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

International electrotechnical commission (IEC) electromagnetic compatibility: Part 4-2 (IEC) per IEC 61000-4-2.

ESD Ratings for ADN4620/ADN4621

Table 16. ADN4620/ADN4621, 20-Lead SSOP

¹ All pins to respective GND_x pins, 1.5 kΩ, 100 pF.

² LVDS pins to isolated GND_x pins across isolation barrier.

Table 17. ADN4620/ADN4621, 16-Lead SOIC_IC

¹ All pins to respective GND_x pins, 1.5 kΩ, 100 pF.

² LVDS pins to isolated GND_x pins across isolation barrier.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Figure 5. ADN4620 Pin Configuration, SSOP

	Table 18. ADN4620 SSOP Pin Function Descriptions			

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Figure 6. ADN4621 Pin Configuration, SSOP

Table 19. ADN4621 SSOP Pin Function Descriptions

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Figure 7. ADN4620 Pin Configuration, SOIC_IC

Pin No.	Mnemonic	Description
1, 7	GND ₁	Ground, Side 1.
2	V_{IO1}	3.3 V Input/Output Power Supply for Side 1. Bypass to the adjacent GND ₁ pin with a 0.1 µF capacitor.
3	$D_{\text{IN1+}}$	Noninverted Differential Input 1.
4	D_{IN1}	Inverted Differential Input 1.
5	D_{IN2+}	Noninverted Differential Input 2.
6	D_{IN2}	Inverted Differential Input 2.
8	V _{DD1}	1.8 V Power Supply for Side 1. Bypass to the adjacent GND ₁ pin with a 0.1 µF capacitor.
9, 15	GND ₂	Ground, Side 2.
10	NIC	Not internally connected.
11	$D_{\text{OUT2-}}$	Inverted Differential Output 2.
12	$D_{\text{OUT2+}}$	Noninverted Differential Output 2.
13	$D_{\text{OUT1-}}$	Inverted Differential Output 1.
14	$D_{\text{OUT1+}}$	Noninverted Differential Output 1.
16	V _{DD2}	1.8 V Power Supply for Side 2. Bypass to the adjacent GND ₂ pin with a 0.1 µF capacitor.

Table 20. ADN4620 SOIC_IC Pin Function Descriptions

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Figure 8. ADN4621 Pin Configuration, SOIC_IC

 \rm{V}_{DD1} = V $\rm{_{DD2}}$ = 1.8 V, T_A = 25°C, REFRESH₁ = GND₁, REFRESH $_2$ = GND $_2$, R $_{\rm{L}}$ = 100 Ω, 1.25 GHz clock input with |V_{ID}| = 200 mV, V_{IC} = 1.2 V, and t_R and t_F < 0.05 ns, unless otherwise noted.

Figure 9. Supply Current vs. Input Clock Frequency, ADN4620

Figure 10. Supply Current vs. Input Data Rate, 2²³ − 1 PRBS, ADN4620

Figure 11. Supply Current vs. Ambient Temperature, ADN4620

Figure 12. Supply Current vs. Input Clock Frequency, ADN4621

Figure 13. Supply Current vs. Input Data Rate, 2²³ − 1 PRBS, ADN4621

Figure 14. Supply Current vs. Ambient Temperature, ADN4621

Figure 15. Differential Output Voltage, $|V_{OD}|$ *vs. Supply Voltage,* V_{DD1} *and VDD2*

Figure 16. Differential Output Voltage, $|V_{OD}|$ *vs. Ambient Temperature*

Figure 17. Differential Output Voltage, $|V_{OD}|$ *vs. Input Clock Frequency*

Figure 18. Differential Output Voltage, $|V_{OD}|$ *vs. Output Load, R_L (DC Input)*

Figure 19. Propagation Delay vs. Supply Voltage, V_{DD1} and V_{DD2}

Figure 20. Propagation Delay vs. Ambient Temperature

Figure 21. Propagation Delay vs. Differential Input Voltage, $|V_{ID}|$

Figure 22. Propagation Delay vs. Input Common-Mode Voltage, VIC

Figure 23. Rise or Fall Time vs. Supply Voltage, V_{DD1} and V_{DD2}

Figure 24. Rise or Fall Time vs. Ambient Temperature

Figure 25. Duty Cycle Skew, t_{SK(D)} vs. Supply Voltage, V_{DD1} and V_{DD2}

Figure 26. Duty Cycle Skew, tSK(D) vs. Ambient Temperature

Figure 27. Deterministic Jitter, tDJ(p-p) vs. Data Rate, 2²³ − 1 PRBS

Figure 28. Deterministic Jitter, t_{DJ(p-p)} vs. Supply Voltage, V_{DD1} and V_{DD2}

Figure 29. Deterministic Jitter, tDJ(p-p) vs. Ambient Temperature

Figure 30. Deterministic Jitter, tDJ(p-p) vs. Differential Input Voltage, |VID|

Figure 31. Deterministic Jitter, tDJ(p-p) vs. Input Common-Mode Voltage, VIC

Figure 32. Time Interval Error (TIE) Histogram for D_{OUT1±} at 1.25 GHz

Figure 33. Eye Diagram for DOUT1± at 1.25 GHz

TEST CIRCUITS AND SWITCHING CHARACTERISTICS

Figure 35. Driver Test Circuit (Full Load Across Common-Mode Range)

Figure 37. Timing Test Circuit

032

THEORY OF OPERATION

The ADN4620/ADN4621 are high speed, differential signal isolators capable of switching up to 2.5 Gbps with signal levels compliant to TIA/EIA-644-A. The devices couple differential signals applied to the LVDS receiver inputs across the isolation barrier to the outputs on the other side and retransmit the bit stream or clock as LVDS. This integration allows drop-in isolation of LVDS signal chains and isolation of other signals, such as CML.

The LVDS receiver detects the differential voltage present across a termination resistor on an LVDS input. An integrated digital isolator transmits the input state across the isolation barrier, and an LVDS driver outputs the same state as the input.

When there is a positive differential voltage of ≥100 mV across a termination resistor between any $D_{\text{INx+}}$ pin and a corresponding D_{INx} – pin, the corresponding D_{OUTX+} pin sources current. This current flows across the connected transmission line and termination at the receiver at the far end of the bus, while the $D_{\text{OUTX}-}$ pin sinks the return current. When there is a negative differential voltage of ≤−100 mV across any D_{INx±} pin, the corresponding D_{OUTx+} pin sinks current while the D_{OUTx−} pin sources the current. Table 22 shows these input and output combinations.

The output drive current is between ±2.5 mA and ±4.5 mA (typically ±3.1 mA), developing between ±250 mV and ±450 mV across a 100 Ω termination resistor (R_T) . The received voltage is centered around 1.2 V. Because the differential voltage (V_{ID}) reverses polarity, the peak-to-peak voltage swing across R_T is twice the differential voltage magnitude $(|V_{1D}|)$.

ISOLATION AND REFRESH

In response to any change in the input state detected by the integrated LVDS receiver, an encoder circuit sends narrow (~1 ns) pulses to a decoder circuit using integrated transformer coils. The decoder is bistable and is, therefore, either set or reset by the pulses that indicate input transitions. The decoder state determines the LVDS driver output state in normal operation, which reflects the isolated LVDS buffer input state.

For normal operation of the ADN4620/ADN4621, the active low enable pins on the SSOP models, $REFRESH₁$ and $REFRESH₂$, are shorted to the same respective PCB grounds as the $GND₁$ and $GND₂$ pins to enable a refresh function. When enabled, this function means that in the absence of input transitions for more than approximately 1 µs, a periodic set of refresh pulses, indicative of the correct input state, ensures dc correctness at the output (including the fail-safe output state, if applicable). This function is permanently enabled for the SOIC_IC models.

On power-up, the output state may initially be in the incorrect dc state if there are no input transitions. The output state is corrected within 1 μ s by the refresh pulses.

If the decoder receives no internal pulses for more than approximately 1 µs, the device assumes that the input side is unpowered or nonfunctional, in which case the output is set to a positive differential voltage (logic high).

For clocks, constant bit streams, or protocols with error correction, the refresh functionality may not be required. If the $REFRESH₁$ and $REFRESH₂$ pins on the SSOP models are shorted to the same respective power supplies as the V_{DD1} and V_{DD2} pins, the refresh functionality is disabled, allowing for lower power operation with no internal clock-like signals (potentially reducing conducted or radiated emissions). In this mode of operation, a new data transition at the input may be required to correct the output state, either after power-up or after a common-mode transient event beyond the guaranteed common-mode transient immunity specification.

TRUTH TABLE

The LVDS standard, TIA/EIA-644-A, defines normal receiver operation under two conditions: an input differential voltage of ≥+100 mV corresponding to one logic state, and a voltage of ≤−100 mV for the other logic state. Between these thresholds, the standard LVDS receiver operation is undefined (the LVDS receiver can detect either state), as shown in Table 22.

Table 22. Input and Output Operation

PCB LAYOUT

The ADN4620/ADN4621 can operate with high speed LVDS signals up to a 1.25 GHz clock, or a 2.5 Gbps nonreturn to zero (NRZ) data. When operating with such high frequencies, apply best practices for the LVDS trace layout and termination. Place 100 Ω termination resistors as close as possible to the receivers, across the D_{INx+} pins and D_{INx−} pins.

Controlled impedance traces (100 Ω differential) are needed on LVDS signal lines for full signal integrity, reduced system jitter, and for minimizing electromagnetic interference (EMI) from the PCB. Trace widths, lateral distance within each pair of traces, and distance to the ground plane underneath all trace pairs must be chosen appropriately. Via fencing to the PCB ground between pairs is also a best practice to minimize crosstalk between adjacent pairs.

The ADN4620/ADN4621 in SSOP package have passed EN 55032 Class B emissions limits when operating with up to 2.5 Gbps PRBS data, using a high speed PCB design with an embedded PCB stitching capacitor (constructed by overlapping internal PCB Layer 2 and Layer 3 under the area of the isolator). Similarly the ADN4620 in SOIC_IC package has passed EN 55032 Class B emissions limits up to 2.1 Gbps, and ADN4621 in SOIC_IC up to 0.9 Gbps. Depending on the system design, or when isolating for high speed clocks, other EMC mitigation measures may be required to provide a sufficient margin below Class B emissions limits.

The best practice for high speed PCB design can minimize emissions from traces with high speed LVDS signals. However, trace lengths can be modified to avoid resonances at specific frequencies when the traces act as an antenna for switching noise. Special care is recommended for off-board connections, where switching transients from high speed LVDS signals (and clocks in particular) may conduct onto cabling, resulting in radiated emissions. Use common-mode chokes, ferrites, or other filters as appropriate at LVDS connectors and power supplies, as well as cable shield or PCB ground connections to earth or chassis.

The ADN4620/ADN4621 require appropriate decoupling of the V_{DDx} pins with 100 nF capacitors. Power supplies must also have appropriate filtering to avoid possible radiated emissions due to high frequency switching noise.

APPLICATION EXAMPLES

High speed LVDS interfaces for the analog front-end (AFE), processor to processor serial communication, or video and imaging data can be isolated using the ADN4620/ADN4621 between components, between PCBs, or at a cable interface.

The ADN4620/ADN4621 provide the galvanic isolation required for robust external ports, and the low jitter and high drive strength of the devices allow communication along short cable runs of a few meters. High common-mode immunity ensures communication integrity even in harsh, noisy environments, and isolation can protect against electromagnetic compatibility (EMC) transients up to ±7 kV_{PEAK} for ESD, and ±6.25 kV_{PFAK} for surge.

Standard LVDS inputs and outputs allow simple integration into high speed signal chains using field-programmable gate arrays (FPGAs) or application specific integrated circuits (ASICs), redrivers, or coupling networks to interface to CML and other physical layers.

Isolated AFE applications provide an example of the ADN4620/ ADN4621 isolating an LVDS interface between components. As shown in Figure 38, two ADN4621 components isolate the LVDS interface of the [ADAQ23876](https://www.analog.com/ADAQ23876) μmodule data acquisition solution, including 800 Mbps data, 400 MHz echoed clock, and a 15 MHz sample clock. The ADN4621 additive phase jitter is sufficiently low that it does not affect the analog-to-digital converter (ADC) performance even when isolating the sample clock. In addition, implementing the galvanic isolation improves ADC performance by removing digital and power supply noise from the FPGA/ASIC circuit.

PCB to PCB connections and even cable interfaces can leverage LVDS signaling for high bandwidth links with low latency synchronous data transfer. Serialized gigabit Ethernet connections can be isolated to robustly cascade Ethernet or multiprotocol switches for industrial controller communication modules, as shown in [Figure](#page-23-0) [39](#page-23-0). The ADN4621 isolates the 1.25 Gbps transmit and receive signal for two ports at each node to create a daisy chain topology. The propagation delay of just over a couple of nanoseconds provides the low latency needed for industrial automation and process control.

Figure 38. Isolated Analog Front-End Implementation Example (Isolated ADAQ23876 Using the ADN4621)

Figure 39. Isolated Serial Communication Example (Isolated Serial Gigabit Ethernet Switch Cascaded Using ADN4621)

MAGNETIC FIELD IMMUNITY

The limitation on the magnetic field immunity of the device is set by the condition in which the induced voltage in the transformer receiving coil is sufficiently large, either to falsely set or reset the decoder. The following analysis defines such conditions. The ADN4620/ADN4621 is examined in a 1.7 V operating condition because this operating condition represents the most susceptible mode of operation for these products.

The pulses at the transformer output have an amplitude greater than 0.35 V. The decoder has a sensing threshold of about 0.11 V, therefore establishing a 0.24 V margin in which induced voltages are tolerated.

The voltage (V) induced across the receiving coil is given by

$$
V = (-d\beta/dt) \sum \pi r_n^2; \ n = 1, 2, ..., N
$$
 (1)

where:

dβ is the change in magnetic flux density.

dt is the change in time.

 r_n is the radius of the n^{th} turn in the receiving coil.

N is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADN4620/ADN4621 and an imposed requirement that the induced voltage be, at most, 50% of the 0.11 V threshold at the decoder, a maximum allowable external magnetic flux density is calculated as shown in Figure 40.

Figure 40. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 1.06 kgauss induces a voltage of 0.055 V at the receiving coil. This voltage is about 50% of the sensing threshold and does not cause a faulty output transition. If such an event occurs with the worst case polarity during a transmitted pulse, the applied magnetic field reduces the received pulse from >0.35 V

to 0.295 V. This voltage is still higher than the 0.11 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADN4620/ADN4621 transformers. Figure 41 expresses these allowable current magnitudes as a function of frequency for selected distances. The ADN4620/ADN4621 is insensitive to external fields. Only extremely large, high frequency currents that are close to the component can potentially be a concern. For the 1 MHz example noted, a 2.64 kA current must be placed 5 mm from the ADN4620/ADN4621 to affect component operation.

Figure 41. Maximum Allowable Current for Various Current to ADN4620/ ADN4621 Spacings

In combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Avoid PCB structures that form loops.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces.

The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

Surface Tracking

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation

material. Safety agencies perform characterization testing on the surface insulation of components, which allows the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and, therefore, can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation barrier, pollution degree, and material group. The material group and creepage for ADN4620/ADN4621 are detailed in [Table 4.](#page-4-0)

Insulation Wear Out

The lifetime of insulation caused by wear out is determined by the thickness of the insulation, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

Testing and modeling show that the primary driver of long-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as dc stress, which causes little wear out because there is no displacement current, and an ac component time varying voltage stress, which causes wear out.

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this type of waveform reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the isolation barrier, as shown in Equation 2. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as shown in Equation 3. For insulation wear out with the polyimide materials used in this product, the ac rms voltage determines the product lifetime.

$$
V_{RMS} = \sqrt{V_{AC\ RMS}^2 + V_{DC}^2}
$$
 (2)

or

$$
V_{AC\ RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2} \tag{3}
$$

where:

VRMS is the total rms working voltage.

VAC RMS is the time varying portion of the working voltage.

VDC is the dc offset of the working voltage.

Calculation and Use of Parameters Example

The following example frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clear-

ance, and lifetime of a device, see Figure 42 and the following equations.

The working voltage across the barrier from [Equation 2](#page-24-0) is

$$
V_{RMS} = \sqrt{V_{AC\ RMS}^2 + V_{DC}^2} \tag{4}
$$

$$
V_{RMS} = \sqrt{240^2 + 400^2} \tag{5}
$$

VRMS = 466 V

This V_{RMS} value is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the ac rms voltage, use [Equation 3](#page-24-0).

$$
V_{AC\ RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}
$$
\n⁽⁶⁾

$$
V_{AC\ RMS} = \sqrt{466^2 - 400^2} \tag{7}
$$

VAC RMS = 240 V rms

In this case, the ac rms voltage is simply the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. [Table 14](#page-9-0) compares the value to the limits for the working voltage for the expected lifetime. Note that the dc working voltage limit in [Table 14](#page-9-0) is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.

Figure 42. Critical Voltage Example

OUTLINE DIMENSIONS

Figure 44. 16-Lead Standard Small Outline Package, with 15.1 mm Creepage [SOIC_IC] Wide Body (RI-16-3) Dimensions shown in millimeters

Updated: September 01, 2022

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.