

[ADN4693E-1](http://www.analog.com/ADN4693E-1)

3.3 V, 200 Mbps, Full-Duplex, High Speed M-LVDS Transceiver

FEATURES

- ► Full-duplex M-LVDS transceiver (driver and receiver pair)
- ► Switching rate: 200 Mbps (100 MHz)
- ► Type 1 receiver with input hysteresis of 25 mV
- ► Compatible with the TIA/EIA-899 standard for M-LVDS
- ► Glitch free power-up/power-down on M-LVDS bus
- ► Controlled transition times on driver output
- ► Common-mode range: −1 V to +3.4 V, allowing communication with 2 V of ground noise
- ► Driver outputs high-Z when disabled or powered off
- ► Enhanced ESD protection on bus pins
	- ► ≥±15 kV HBM, air discharge
	- ► ≥±8 kV HBM, contact discharge
	- ► ≥±10 kV IEC 61000-4-2, air discharge
	- ► ≥±8 kV IEC 61000-4-2, contact discharge
- ► Operating junction temperature range: −40°C to +120°C
- ► [16-lead, 4 mm × 4 mm LFCSP](#page--1-0)

APPLICATIONS

- ► Backplane and cable multipoint data transmission
- ► Multipoint clock distribution
- ► Low power, high speed alternative to shorter RS-485 links
- ► Networking and wireless base station infrastructure
- ► Grid infrastructure and relay protection systems

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The ADN4693E-1 is a multipoint, low voltage differential signaling (M-LVDS) transceiver (driver and receiver pair) that can operate at up to 200 Mbps (100 MHz) nonreturn to zero (NRZ). The receiver detects the bus state with a differential input of as little as ±50 mV over the common-mode voltage range of the device. Electrostatic discharge (ESD) protection of up to ±15 kV is implemented on the bus pins. The ADN4693E-1 is designed to the TIA/EIA-899 standard for use in M-LVDS networks and complements TIA/EIA-644 LVDS devices with additional multipoint capabilities.

The ADN4693E-1 features a Type 1 receiver with 25 mV of hysteresis so that slow-changing signals or loss of input does not lead to output oscillations.

This full-duplex device is available in a compact 16 -lead, 4 mm \times 4 [mm lead frame chip scale package \(LFCSP\).](#page--1-0) The ADN4693E-1 is specified over the −40°C to +120°C junction temperature range.

Rev. 0

[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADN4693E-1.pdf&product=ADN4693E-1&rev=0) [TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

3/2022—Revision 0: Initial Version

SPECIFICATIONS

V_{CC} = 3.0 V to 3.6 V, load resistance (R_L) = 50 Ω, and Tյ = −40℃ to +120℃, unless otherwise noted. All typical values are at T_A = 25 ℃ and $V_{\rm CC}$ = 3.3 V, unless otherwise noted.

SPECIFICATIONS

¹ These specifications are guaranteed by design and characterization.

² HP4194A impedance analyzer (or equivalent).

RECEIVER INPUT THRESHOLD TEST VOLTAGES

 $\overline{\text{RE}}$ = 0 V.

Table 2. Test Voltages for Type 1 Receiver

SPECIFICATIONS

TIMING SPECIFICATIONS

V_{CC} = 3.0 V to 3.6 V and T_J = −40°C to +120°C, unless otherwise noted. All typical values are given for V_{CC} = 3.3 V and T_A = 25°C.

¹ Timing specifications are guaranteed by design and characterization. Jitter values do not include stimulus jitter.

 2 t_{SK(PP)} is defined as the difference between the propagation delays of two devices between any specified terminals. This specification applies to devices at the same V_{CC} and temperature, and with identical packages and test circuits.

 $3 t_R = t_F = 0.5$ ns (10% to 90%), measured over 30,000 samples.

⁴ Peak-to-peak jitter specifications include jitter due to pulse skew (t_{SK}) .

 $^{\circ}$ t_R = t_F = 0.5 ns (10% to 90%), measured over 100,000 samples.

 6 $\,$ |V_{ID}| = 400 mV, V_{IC} = 1.1 V, t_R = t_F = 0.5 ns (10% to 90%), measured over 30,000 samples.

 7 $\,$ |V_{ID}| = 400 mV, V_{IC} = 1.1 V, t_R = t_F = 0.5 ns (10% to 90%), measured over 100,000 samples.

ABSOLUTE MAXIMUM RATINGS

 T_A = T_{MIN} to T_{MAX} , unless otherwise noted.

Table 4.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL DATA

The junction temperature (T_J) refers to the temperature of the silicon die within the package of the device when the device is powered. The ADN4693E-1 parameters are specified over an operating junction temperature range of −40°C to +120°C.

Monitoring the ambient temperature (T_A) with the power dissipation (P_D) and an accurate thermal model ensures that T_J is within the specified temperature limits.

Use T_J and P_D to calculate T_A , as follows

$$
T_A = T_J - P_D \times \theta_{JA}
$$

where *θJA* is the junction to ambient thermal resistance of the package.

M-LVDS transceivers are designed for use in high speed clock and data distribution applications. In applications where the M-LVDS transmitter outputs are held in a dc state for the lifetime of the device, the operating junction temperature must be controlled to ≤105°C.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operation environment. Close attention to PCB thermal design is required.

 θ_{JA} is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

 θ_{JC} is the junction-to-case-bottom thermal resistance.

Table 5. Thermal Resistance

 1 Thermal impedance measured values are based on still air measurements on a four-layer PCB.

² Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with nine thermal vias. See JEDEC JESD51.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field induced charged device model (FICDM) per ANSI/ESDA/JE-DEC JS-002.

International Electrotechnical Commission (IEC) electromagnetic compatibility: Part 4-2 (IEC) per IEC 61000-4-2

ESD Ratings for ADN4693E-1

Table 6. ADN4693E-1, 16-Lead LFCSP

¹ This class is for all pins.

² This class is for the A, B, Y, and Z pins only.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

^{1.} NIC. NOT INTERNALLY CONNECTED. **5**

Table 7. Pin Function Descriptions

Figure 2. Pin Configuration

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 3. Power Supply Current (ICC) vs. Clock Frequency

Figure 5. Receiver Output Low Voltage vs. Output Current

Figure 6. Receiver Output High Voltage vs. Output Current

Figure 7. Driver Differential Output Voltage vs. Load Resistance

Figure 8. Driver Differential Output Voltage vs. Common-Mode Voltage (See [Figure 21\)](#page-10-0)

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 9. Driver Propagation Delay vs. Ambient Temperature (Clock Frequency = 100 MHz)

Figure 10. Receiver Propagation Delay vs. Ambient Temperature (Clock Frequency = 100 MHz, V_{ID} *= 300 mV,* V_{IC} *= 1.1 V)*

Figure 11. Driver Transition Time vs. Ambient Temperature

Figure 12. Driver Period Jitter vs. Ambient Temperature

Figure 13. Driver Peak-to-Peak Jitter vs. Data Rate

Figure 14. Driver Peak-to-Peak Jitter vs. Ambient Temperature

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 15. Receiver Period Jitter vs. Ambient Temperature (VID = 400 mV, VIC = 1.1 V)

Figure 16. Receiver Peak-to-Peak Jitter vs. Data Rate (V_{ID} = 400 mV, V_{IC} = 1.1 V)

Figure 17. Receiver Peak-to-Peak Jitter vs. Ambient Temperature (VID = 400 mV, VIC = 1.1 V)

Figure 18. ADN4693E-1 Driver Output Eye Pattern (VCC = 3.3 V, T^A = 25°C, Data Rate = 200 Mbps, PRBS 2¹⁵ − 1 Input, R^L = 50 Ω)

Figure 19. ADN4693E-1 Receiver Output Eye Pattern (VCC = 3.3 V, T^A = 25°C, Data Rate = 200 Mbps, PRBS 2¹⁵ − 1 Input, C^L = 15 pF)

TEST CIRCUITS AND SWITCHING CHARACTERISTICS

NOTES
1.1% TOLERANCE FOR ALL RESISTORS.

Figure 20. Driver Voltage Measurement over Common-Mode Range (V_{TEST} Is the Test Voltage)

**NOTES
1. C1, C2, AND C3 ARE 20% AND INCLUDE PROBE/STRAY
CAPACITANCE.** 020

Figure 21. Driver Common-Mode Output Voltage Measurement

Figure 22. Maximum Steady State Output Voltage Measurement (S1 Is Switch 1, S2 Is Switch 2)

Figure 23. Driver Short Circuit

019

NOTES
1. INPUT PULSE GENERATOR: 100MHz.

Figure 24. Driver Common-Mode Output Voltage (Steady State)

023

 027

TEST CIRCUITS AND SWITCHING CHARACTERISTICS

DRIVER TIMING MEASUREMENTS

NOTES

**NOTE: 1.00 C3 ARE 20% AND INCLUDE PROBE/STRAY
CAPACITANCE.**

NOTES
1. C1, C2, C3, AND C4 ARE 20% AND INCLUDE PROBE/STRAY
CAPACITANCE.

Figure 26. Driver Enable and Disable Time Circuit

Figure 27. Driver Period Jitter Characteristics

NOTES

 024

025

 026

1. INPUT PULSE GENERATOR: 100MHz; 50% ± 5% DUTY CYCLE; t_r, t_r ≤ 1ns.
2. MEASURED ON TEST EQUIPMENT WITH -3dB BANDWIDTH ≥ 1GHz.

Figure 28. Driver Propagation, Rise and Fall Times, and Voltage Overshoot

Figure 29. Driver Enable and Disable Times

NOTES
1. INPUT PULSE GENERATOR: TEK AWG5208 STIMULUS SYSTEM.
2. MEASURED USING TEK DPO7254 WITH DPOJET SOFTWARE.

Figure 30. Driver Peak-to-Peak Jitter Characteristics

 029

TEST CIRCUITS AND SWITCHING CHARACTERISTICS

RECEIVER TIMING MEASUREMENTS

NOTES

1. CL INCLUDES PROBE/STRAY CAPACITANCE.

NOTES

1. CL INCLUDES PROBE/STRAY CAPACITANCE.

Figure 32. Receiver Enable and Disable Time Circuit

Figure 33. Receiver Period Jitter Characteristics

NOTES

80

031

 032

NOTED THE GENERATOR: 100MHz; 50% ± 5% DUTY CYCLE; t_r, t_r ≤ 1ns.
2. MEASURED ON TEST EQUIPMENT WITH –3dB BANDWIDTH ≥ 500MHz.

Figure 34. Receiver Propagation and Rise and Fall Times

Figure 35. Receiver Enable and Disable Times

NOTES
1. INPUT PULSE GENERATOR: TEK AWG5208 STIMULUS SYSTEM
2. MEASURED USING TEK DPO7254 WITH DPOJET SOFTWARE.

Figure 36. Receiver Peak-to-Peak Jitter Characteristics

035

THEORY OF OPERATION

The ADN4693E-1 is a transceiver for transmitting and receiving M-LVDS at high data rates of up to 200 Mbps NRZ. Each device has a differential line driver and a differential line receiver, allowing each device to send and receive data.

M-LVDS expands on the established LVDS method by allowing bidirectional communication between more than two nodes. M-LVDS transceivers feature an increased transmitter output current and a wide receiver common-mode range, allowing reliable multipoint communication over cables or backplanes. Up to 32 nodes can connect on an M-LVDS bus.

FULL-DUPLEX OPERATION

Half-duplex operation allows a transceiver to transmit or receive, but not both at the same time. However, with full-duplex operation, a transceiver can transmit and receive simultaneously. The ADN4693E-1 is a full-duplex device that has dedicated driver output and receiver input pins. [Figure 38](#page-15-0) shows a typical full-duplex bus topology for M-LVDS.

THREE-STATE BUS CONNECTION

The outputs of the device can be placed in a high impedance state by disabling the driver or the receiver. Placing the driver in a high impedance state allows several driver outputs to connect to a single M-LVDS bus. Note that, on each bus line, only one driver can be enabled at a time, but many receivers can be enabled simultaneously.

The driver can be enabled or disabled using the driver enable pin (DE). The DE pin enables the driver outputs when driven logic high. When driven logic low, the DE pin puts the driver outputs into a high impedance state. Similarly, an active low receiver enable pin $(\overline{\sf RE})$ controls the receiver. Driving the RE pin low enables the receiver, whereas driving the RE pin high puts the receiver output into a high impedance state. The M-LVDS driver outputs remain in a high impedance state while the transceiver is not powered.

Truth tables for driver and receiver output states under various conditions are shown in Table 8, Table 9, and Table 10.

TRUTH TABLES

Table 8. Truth Table Abbreviation Definitions

Table 10. Receiving (See Table 8 for Abbreviations)

Table 9. Transmitting (See Table 8 for Abbreviations)

GLITCH FREE POWER-UP AND POWER-DOWN

To minimize disruption to the bus when adding nodes, the M‑LVDS outputs of the device are kept glitch free when the device is powering up or powering down. This feature allows insertion of devices onto a live M-LVDS bus because the bus outputs are not switched on before the device is fully powered. In addition, all outputs are placed in a high impedance state when the device is powered off.

FAULT CONDITIONS

The ADN4693E-1 contains short-circuit current protection that protects the device under fault conditions in the case of short circuits on the bus. This protection limits the current in a fault condition to 24 mA at the transmitter outputs for short-circuit faults between −1 V and +3.4 V. Any network fault must clear to avoid data transmission errors and to ensure reliable operation of the data network and any devices that are connected to the network.

RECEIVER INPUT THRESHOLDS AND FAIL-SAFE

The TIA/EIA-899 standard defines two receiver types, both of which incorporate protection against short circuits.

The Type 1 receivers of the ADN4693E-1 incorporate 25 mV of hysteresis. This ensures that slow changing signals or a loss of input does not result in oscillation of the receiver output. Type 1 receiver thresholds are ±50 mV. Therefore, the state of the receiver output is indeterminate if the differential between A and B is about 0 V. This state occurs if the bus is idle (approximately 0 V on both A and B), with no drivers enabled on the attached nodes.

Type 2 receivers have an open circuit and bus idle fail-safe. The input threshold is offset by 100 mV so a logic low is present on the receiver output when the bus is idle or when the receiver inputs are open.

THEORY OF OPERATION

The different receiver thresholds for the two receiver types are illustrated in Figure 37. See [Table 10](#page-13-0) for the Type 1 receiver output states of the ADN4693E-1 under various conditions.

Figure 37. Input Threshold Voltages (VIA Is the Voltage Input on Pin A, and VIB Is the Voltage Input on Pin B)

APPLICATIONS INFORMATION

M-LVDS extends the low power, high speed, differential signaling of LVDS to multipoint systems where multiple nodes are connected over short distances in a bus topology network.

With M-LVDS, a transmitting node drives a differential signal across a transmission medium, such as a twisted pair cable or backplane. The transmitted differential signal allows other receiving nodes that are connected along the bus to detect a differential voltage that can then be converted back into a single-ended logic signal by the receiver.

The communication line is typically terminated at both ends by resistors (R_T) , the value of which is chosen to match the characteristic impedance of the medium (typically 100 Ω). In loaded backplanes, a termination resistor of less than 100 Ω may be appropriate.

For half-duplex multipoint applications, only one driver can be enabled at any time. Full-duplex nodes allow a controller/device topology, as shown in Figure 38. In this configuration, a controller node can concurrently send and receive data to and from device nodes. At any time, only one device node can have a driver enabled to concurrently transmit data back to the controller node.

NOTES

1. RT IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE COMMUNICATION MEDIUM.

