■ ANALOG Xstream™
DEVICES

3.75 Gbps Quad Bidirectional

CX4 Equalizer

[ADN8102](https://www.analog.com/adn8102)

FEATURES

Optimized for dc to 3.75 Gbps data Programmable input equalization Up to 22 dB boost at 1.875 GHz Compensates up to 30 meters of CX4 cable up to 3.75Gbps Compensates up to 40 inches of FR4 up to 3.75 Gbps Programmable output pre-emphasis/de-emphasis Up to 12 dB boost at 1.875 GHz (3.75 Gbps) Compensates up to 15 meters of CX4 cable up to 3.75Gbps Compensates up to 40 inches of FR4 up to 3.75 Gbps Flexible 1.8 V to 3.3 V core supply Per lane P/N pair inversion for routing ease Low power: 125 mW/channel up to 3.75 Gbps DC- or ac-coupled differential CML inputs Programmable CML output levels 50 Ω on-chip termination Loss-of-signal detection Temperature range operation: −40°C to +85°C Supports 8b10b, scrambled, or uncoded NRZ data I 2C control interface 64-lead LFCSP (QFN) package

APPLICATIONS

10GBase-CX4 HiGig™ InfiniBand® 1×, 2× Fibre Channel XAUI™ Gigabit Ethernet over backplane or cable CPRI™ 50 Ω cables

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The ADN8102 is a quad, bidirectional, CX4 cable/backplane equalizer with eight differential PECL-/CML-compatible inputs with programmable equalization and eight differential CML outputs with programmable output levels and pre-emphasis or de-emphasis. The operation of this device is optimized for NRZ data at rates up to 3.75 Gbps.

The receive inputs provide programmable equalization to compensate for up to 30 meters of CX4 cable (24 AWG) or 40 inches of FR4, and programmable pre-emphasis to compensate for up to 15 meters of CX4 cable (24 AWG) or 40 inches of FR4 at 3.75 Gbps. Each channel also provides programmable loss-ofsignal detection and loopback capability for system testing and debugging.

The ADN8102 is controlled through toggle pins, an I^2C^* control interface that provides more flexible control, or a combination of both. Every channel implements an asynchronous path supporting dc to 3.75 Gbps NRZ data, fully independent of other channels. The ADN8102 has low latency and very low channel-to-channel skew.

The main application for the ADN8102 is to support switching in chassis-to-chassis applications over CX4 or InfiniBand cables.

The ADN8102 is packaged in a 9 mm \times 9 mm 64-lead LFCSP (QFN) package and operates from −40°C to +85°C.

Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=%20ADN8102.pdf&product=ADN8102&rev=C)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result fromits use.Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2008–2021 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

10/2010—Rev. A to Rev. B

8/2008—Rev. 0 to Rev. A

5/2008—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\text{CC}} = 1.8 \text{ V}, V_{\text{EE}} = 0 \text{ V}, V_{\text{TTI}} = V_{\text{TTO}} = V_{\text{CC}}, R_{\text{L}} = 50 \Omega,$ differential output swing = 800 mV p-p differential, 3.75 Gbps, PRBS 2⁷ − 1, $T_A = 25$ °C, unless otherwise noted.

 1 V_{ICM} is the input common-mode voltage.

² Programmable via l²C.

TIMING SPECIFICATIONS

Table 2. I2 C Timing Parameters

¹ Reset pulse width is defined as the time ^{RESET} is held below the logic low threshold (V_{IL}) listed i[n Table 1 w](#page-2-2)hile the DV_{CC} supply is within the operating range in Table 1.

Figure 3. Reset Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 3.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 5. Standard Test Circuit (No Channel)

Figure 6. 3.25 Gbps Input Eye (TP1 fro[m Figure 5\)](#page-8-1)

Figure 8. 3.25 Gbps Output Eye, No Channel (TP2 fro[m Figure 5\)](#page-8-1)

Figure 9. 3.75 Gbps Output Eye, No Channel (TP2 fro[m Figure 5\)](#page-8-1)

Figure 11. 3.25 Gbps Input Eye, 40 Inch FR4 Input Channel (TP2 fro[m Figure 10\)](#page-9-0)

Figure 12. 3.75 Gbps Input Eye, 40 Inch FR4 Input Channel (TP2 fro[m Figure 10\)](#page-9-0)

Figure 13. 3.25 Gbps Output Eye, 40 Inch FR4 Input Channel, Best EQ Setting (TP3 fro[m Figure 10\)](#page-9-0)

Figure 14. 3.75 Gbps Output Eye, 40 Inch FR4 Input Channel, Best EQ Setting (TP3 fro[m Figure 10\)](#page-9-0)

Figure 15. Input Equalization Test Circuit, CX4

Figure 16. 3.25 Gbps Input Eye, 30 Meters CX4 Cable (TP2 fro[m Figure 15\)](#page-10-0)

Figure 17. 3.75 Gbps Input Eye, 30 Meters CX4 Cable (TP2 fro[m Figure 15\)](#page-10-0)

Figure 18. 3.25 Gbps Output Eye, 30 Meters CX4 Cable, Best EQ Setting (TP3 fro[m Figure 15\)](#page-10-0)

Figure 19. 3.75 Gbps Output Eye, 30 Meters CX4 Cable, Best EQ Setting (TP3 fro[m Figure 15\)](#page-10-0)

Figure 21. 3.25 Gbps Output Eye, 40 Inch FR4 Output Channel, PE = 0 (TP3 fro[m Figure 20\)](#page-11-0)

Figure 22. 3.75 Gbps Output Eye, 40 Inch FR4 Output Channel, PE = 0 (TP3 fro[m Figure 20\)](#page-11-0)

Figure 23. 3.25 Gbps Output Eye, 40 Inch FR4 Output Channel, PE = Best Setting (TP3 fro[m Figure 20\)](#page-11-0)

Figure 24. 3.75 Gbps Output Eye, 40 Inch FR4 Output Channel, PE = Best Setting (TP3 fro[m Figure 20\)](#page-11-0)

07060-031

Figure 26. 3.25 Gbps Output Eye, 15 Meters CX4 Cable, PE = 0 (TP3 fro[m Figure 25\)](#page-12-0)

Figure 27. 3.75 Gbps Output Eye, 15 Meters CX4 Cable, PE = 0 (TP3 fro[m Figure 25\)](#page-12-0)

Figure 28. 3.25 Gbps Output Eye, 15 Meters CX4 Cable, PE = Best Setting (TP3 fro[m Figure 25\)](#page-12-0)

Figure 29. 3.75 Gbps Output Eye, 15 Meters CX4 Cable, PE = Best Setting (TP3 fro[m Figure 25\)](#page-12-0)

Figure 32. Deterministic Jitter vs. Temperature

Figure 33. Deterministic Jitter vs. Input Common Mode

Figure 35. Deterministic Jitter vs. Output Termination Voltage (V_{ΠΟ})

Figure 37. Rise Time (tR)/Fall Time (tF) vs. Temperature

THEORY OF OPERATION **INTRODUCTION**

The ADN8102 is a quad, bidirectional cable and backplane equalizer that provides both input equalization and output preemphasis on both the line card and cable sides of the device. The device supports full loopback and through connectivity of the two unidirectional half-links, each consisting of four differential signal pairs.

The ADN8102 offers extensively programmable output levels and pre-emphasis as well as the ability to disable the output current. The receivers integrate a programmable, multizero equalizer transfer function that is optimized to compensate either typical backplane or typical cable losses.

The I/O on-chip termination resistors are terminated to usersettable supplies to support dc coupling in a wide range of logic styles. The ADN8102 supports a wide core supply range; V_{CC} can be set from 1.8 V to 3.3 V. These features, together with programmable output levels, allow for a wide range of dc- and ac-coupled I/O configurations.

The ADN8102 supports several control and configuration modes, as shown i[n Table 5.](#page-15-2) The pin control mode offers access to a subset of the total feature list but allows for a much simplified control scheme. The primary advantage of using the serial control interface is that it allows finer resolution in setting receive equalization, transmitter preemphasis, loss-of-signal (LOS) behavior, and output levels.

By default, the ADN8102 starts in pin control mode. Strobing the RESET pin sets all on-chip registers to their default values and uses pins to configure loopback, PE, and EQ levels. In

mixed mode, loopback is still controlled through the external pin. The user can override PE and EQ settings in mixed mode. In serial mode, all functions are accessed through registers, and the control pin inputs are ignored, except RESET .

The ADN8102 register set is controlled through a 2-wire, I²C interface. The ADN8102 acts only as an I2 C slave device. The 7-bit slave address for the ADN8102 I 2 C interface contains the static value b10010 for the upper four bits. The lower two bits are controlled by the input pins, ADDR[1:0]

Figure 38. Simplified Functional Block Diagram

Table 5. Control Interface Mode Register

RECEIVERS

Input Structure and Input Levels

The ADN8102 receiver inputs incorporate 50 Ω termination resistors, ESD protection, and a multizero transfer function equalizer that can be optimized for backplane or cable operation. Each channel also provides a programmable LOS function that provides an interrupt that can be used to squelch or disable the associated output when the differential input voltage falls below the programmed threshold value. Each receive channel also provides a P/N inversion function that allows the user to swap the sign of the input signal path to eliminate the need for board-level crossovers in the receiver channel.

[Table 6](#page-16-2) illustrates some, but not all, possible combinations of input supply voltages.

Table 6. Common Input Voltage Levels

Figure 39. Simplified Input Structure

EQUALIZATION SETTINGS

The ADN8102 receiver incorporates a multizero transfer function, continuous time equalizer that provides up to 22 dB of high frequency boost at 1.875 GHz to compensate up to 30 meters of CX4 cable or 40 inches of FR4 at 3.75 Gbps. The ADN8102 allows joint control of the equalizer transfer function of the four equalizer channels in a single port through the $I²C$ control interface. Port A and Port B equalizer transfer functions are controlled via Register 0x80 and Register 0xA0, respectively. The equalizer transfer function allows independent control of the boost in two different frequency ranges for optimal matching with the loss shape of the user's channel (for example, skin-effect loss dominated or dielectric loss dominated). By default, the equalizer control is simplified to two independent look up tables (LUT) of basic settings that provide nine settings, each optimized for CX4 cable and FR4 to ease programming for

typical channels. The default state of the part selects the CX4 optimized equalization map for the IN_A[3:0] channels that interface with the cable and the FR4 optimized equalization map for the IN_B[3:0] channels that interface with the board. Full control of the equalizer is available via the I^2C control interface by writing $MODE[0] = 1$ at Address 0x0F. [Table 8](#page-17-1) summarizes the high frequency boost for each of the basic control settings and the typical length of CX4 cable and FR4 trace that each setting compensates. Setting the EQBY bit of the IN_A/IN_B configuration registers high sets the equalization to 1.5 dB of boost, which compensates 0 meters to 2 meters of CX4 or 0 inches to 5 inches of FR4.

Setting the LUT SELECT bit = 1 (Bit 1 in the IN Ax/IN Bx FR4 control registers) allows the default map selection (CX4 or FR4 optimized) to be overwritten via the LUT FR4/CX4 bit (Bit 0) in the IN_Ax/IN_Bx FR4 control registers. Setting this bit high selects the FR4 optimized map, and setting it low selects the CX4 optimized map. These settings are set on a per channel basis (see [Table 9](#page-17-2) an[d Table 22\)](#page-30-1).

 $1 X = don't care.$

Advanced Equalization Settings

The user can also specify the boost in the midfrequency and high frequency ranges independently. This is done by writing to the IN_A/IN_B EQ1 control and IN_A/IN_B EQ2 control registers for the channel of interest. Each of these registers provides 32 settings of boost, with IN_A/IN_B EQ1 control setting the midfrequency boost and IN_A/IN_B EQ2 control setting the high frequency boost. The IN_A/IN_B EQx control registers are ordered such that Bit 5 is a sign bit, and midlevel boost is centered on 0x00; setting Bit 5 low and increasing the LSBs results in decreasing boost, while setting Bit 5 high and increasing the LSBs results in increasing boost. The EQ CTL SRC bit (Bit 6) in the IN_A/IN_B EQ1 control registers determines whether the equalization control for the channel of interest is selected from the optimized map or directly from the IN_A/IN_B EQx control registers (per port). Setting this bit high selects equalization control directly from the IN_A/IN_B EQx control registers, and setting it low selects equalization control from the selected optimized map.

Table 8. Receive Equalizer Boost vs. Setting (CX4 and FR4 Optimized Maps)

 $¹ X = Don't care$ </sup>

Table 9. Receive Configuration and Equalization Registers

Loss of Signal/Signal Detect

An independent signal detect output is provided for all eight input ports of the device. The signal-detect function measures the low frequency amplitude of the signal at the receiver input and compares this measurement with a defined threshold level. If the measurement indicates that the input signal swing is smaller than the threshold for 250 μ s, the channel indicates a loss-of-signal event. Assertion and deassertion of the LOS signal occurs within 100 µs of the event.

The LOS-assert and LOS-deassert levels are set on a per channel basis through the I²C control interface, by writing to the IN_A/ IN_B LOS threshold and IN_A/IN_B LOS hysteresis registers, respectively. The recommended settings are IN_A/IN_B LOS threshold = $0x0C$ and IN_A/IN_B LOS hysteresis = $0x0D$. All ports are factory tested with these settings to ensure that an LOS event is asserted for single-ended dc input swings less than 20 mV and is deasserted for single-ended dc input swings greater than 225 mV.

The LOS status for each individual channel can be accessed through the I²C control interface. The independent channel LOS status can be read from the IN_A/IN_B LOS status registers (Address 0x1F and Address 0x3F). The four LSBs of each register represent the current LOS status of each channel, with high representing an ongoing LOS event. The four MSBs of each

register represent the historical LOS status of each channel, with high representing a LOS event at any time on a specific channel. The MSBs are sticky and remain high once asserted until cleared by the user by overwriting the bits to 0.

Recommended LOS Settings

Recommended settings for LOS are as follows:

- Set IN_A/IN_B LOS threshold to 0x0C for an assert voltage of 20 mV differential (40 mV p-p differential).
- Set IN_A/IN_B LOS hysteresis to 0x0D for a deassert voltage of 225 mV differential (450 mV p-p differential).

LANE INVERSION

The input P/N inversion is a feature intended to allow the user to implement the equivalent of a board-level crossover in a much smaller area and without additional via impedance discontinuities that degrade the high frequency integrity of the signal path. The P/N inversion is available on a per port basis and is controlled through the I²C control interface. The P/N inversion is accomplished by writing to the PNSWAP bit (Bit 6) of the IN_A/IN_B configuration register (se[e Table 9\)](#page-17-2) with low representing a noninverting configuration and high representing an inverting configuration. Note that using this feature to account for signal inversions downstream of the receiver requires additional attention when switching connectivity.

Table 10. LOS Threshold and Hysteresis Control Registers

Name	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
IN A/IN B LOS threshold	0x81, 0xA1		threshi61	THRESH[5]	THRESHI41	THRESH _[3]	THRESH _[2]	THRESH[1]	THRESHIOI	0x04
IN A/IN B LOS hysteresis	0x82, 0xA2		HYST _[6]	HYST[5]	HYST _[4]	HYST _[3]	HYST _[2]	HYST _[1]	HYSTIOI	0x12

Table 11. LOS Status Registers

LOOPBACK

The ADN8102 provides loopback on both input ports (Port A: cable interface input, and Port B: line card interface input). The external loopback toggle pin, LB, controls the loopback of the Port B input only (board side loopback). When loopback is asserted, valid data continues to pass through the Port B link, but the Port B input signals are also shunted to the Port A output to allow testing and debugging without disrupting valid data. This loopback, as well as loopback of the Port A input (cable side loopback), can be programmed through the I²C interface. The loopbacks are controlled through the I²C interface by writing to Bit 0 and Bit 1 of the loopback control register (Register 0x02).

Bit 0 represents loopback of the Port A inputs to the Port B outputs (cable side loopback). Bit 1 represents loopback of the Port B inputs to the Port A outputs (board side loopback), with high representing loopback for both bits. Bit 1 can be overridden by the LB pin if the pin mode register is set to enable loopback via external pin as shown i[n Table 5.](#page-15-2) Both input ports can be looped back simultaneously (full loopback) by writing high to both Bit 0 and Bit 1, but in this case, valid data is disrupted on each channel. [Figure 40](#page-19-1) illustrates the three loopback modes.

Table 12. Loopback Control Functionality

¹ Refer t[o Table 5](#page-15-2) for additional information regarding control mode settings. $2 X =$ don't care.

Table 13. Loopback Control Register

TRANSMITTERS

Output Structure and Output Levels

The ADN8102 transmitter outputs incorporate 50 Ω termination resistors, ESD protection, and an output current switch. Each port provides control of both the absolute output level and the pre-emphasis output level. It should be noted that the choice of output level affects the output common-mode level. A 600 mV peak-to-peak differential output level with full pre-emphasis range requires an output termination voltage of 2.5 V or greater $(V_{TTO}, V_{CC} \geq 2.5 V)$.

Pre-Emphasis

The total output amplitude and pre-emphasis setting space is reduced to a single map of basic settings that provide seven settings of output equalization to ease programming for typical channels. The PE_A/PE_B[1:0] pins provide selections 0, 2, 4, and 6 of the seven pre-emphasis settings through toggle pin control, covering the entire range of settings at lower resolution. The full resolution of seven settings is available through the I^2C interface by writing to Bits[2:0] (PE[2:0] of the OUT_A/OUT_B configuration registers) with I^2C settings overriding the toggle

pin control. Similar to the receiver settings, the ADN8102 allows joint control of all four channels in a transmit port. [Table 15](#page-20-1) summarizes the absolute output level, pre-emphasis level, and high frequency boost for each of the basic control settings and the typical length of the CX4 cable and FR4 trace that each setting compensates.

Full control of the transmit output levels is available through the I 2 C control interface. This full control is achieved by writing to the OUT_A/OUT_B Output Level Control[1:0] registers for the channel of interest[. Table 17](#page-21-0) shows the supported output level settings of the OUT_A/OUT_B Output Level Control[1:0] registers. Register settings not listed i[n Table 17](#page-21-0) are not supported by the ADN8102.

The output equalization is optimized for less than 1.75 Gbps operation but can be optimized for higher speed applications at up to 3.75 Gbps through the I²C control interface by writing to the DATA RATE bit (Bit 4) of the OUT_A/OUT_B configuration registers, with high representing 3.75 Gbps and low representing 1.75 Gbps. The PE CTL SRC bit (Bit 7) in the OUT_A/OUT_B Output Level Control 1 register determines whether the preemphasis and output current controls for the channel of interest are selected from the optimized map or directly from the OUT_A/ OUT_B Output Level Control[1:0] registers (per channel). Setting this bit high selects pre-emphasis control directly from the OUT_A/OUT_B Output Level Control[1:0] registers, and setting it low selects pre-emphasis control from the optimized map.

Table 16. Output Configuration Registers

Table 17. Output Level Settings

$Vsw-DC$ (mV)	$VSW-PE$ (mV)	$V_{\text{DPP-DC}}$ (mV)	$V_{DPP-PE}(mV)$	PE(dB)	I_{TOT} (mA)	OUT A/OUT BOLEV 0	OUT_A/OUT_B OLEV 1
50	50	100	100	0.00	$\overline{2}$	0x00	0x81
50	150	100	300	9.54	6	0x11	0x81
50	250	100	500	13.98	10	0x22	0x81
50	350	100	700	16.90	14	0x33	0x81
50	450	100	900	19.08	18	0x44	0x81
50	550	100	1100	20.83	22	0x55	0x81
50	650	100	1300	22.28	26	0x66	0x81
100	100	200	200	0.00	4	0x00	0x91
100	200	200	400	6.02	8	0x11	0x91
100	300	200	600	9.54	12	0x22	0x91
100	400	200	800	12.04	$16\,$	0x33	0x91
100	500	200	1000	13.98	20	0x44	0x91
100	600	200	1200	15.56	24	0x55	0x91
100	700	200	1400	16.90	28	0x66	0x91
150	150	300	300	0.00	6	0x00	0x92
150	250	300	500	4.44	10	0x11	0x92
150	350	300	700	7.36	14	0x22	0x92
150	450	300	900	9.54	18	0x33	0x92
150	550	300	1100	11.29	22	0x44	0x92
150	650	300	1300	12.74	26	0x55	0x92
150	750	300	1500	13.98	$30\,$	0x66	0x92
200	200	400	400	0.00	$\bf 8$	0x00	0xA2
200	300	400	600	3.52	12	0x11	0xA2
200	400	400	800	6.02	$16\,$	0x22	0xA2
200	500	400	1000	7.96	20	0x33	0xA2
200	600	400	1200	9.54	24	0x44	0xA2
200	700	400	1400	10.88	28	0x55	0xA2
200	800	400	1600	12.04	32	0x66	0xA2
250	250	500	500	0.00	10	0x00	0xA3
250	350	500	700	2.92	14	0x11	0xA3
250	450	500	900	5.11	18	0x22	0xA3
250	550	500	1100	6.85	22	0x33	0xA3
250	650	500	1300	8.30	26	0x44	0xA3
250	750	500	1500	9.54	30	0x55	0xA3
250	850	500	1700	10.63	34	0x66	0xA3
300	300	600	600	0.00	$12\,$	0x00	0xB3
300	400	600	800	2.50	16	0x11	0xB3
300	500	600	1000	4.44	20	0x22	0xB3
300	600	600	1200	6.02	24	0x33	0xB3
300	700	600	1400	7.36	28	0x44	0xB3
300	800	600	1600	8.52	32	0x55	0xB3
300	900	600	1800	9.54	36	0x66	0xB3
350	350	700	700	0.00	14	0x00	0xB4
350	450	700	900	2.18	18	0x11	0xB4
350	550	700	1100	3.93	22	0x22	0xB4
350	650	700	1300	5.38	26	0x33	0xB4
350	750	700	1400	6.62		0x44	0xB4
350	850	700	1700	7.71	30 34	0x55	0xB4
350	950	700	1900	8.67	38	0x66	0xB4
400	400 500	800	800	0.00	16	0x00	0xC4
400		800	1000	1.94	20	0x11	0xC4
400	600	800	1200	3.52	24	0x22	0xC4
400	700	800	1400	4.86	28	0x33	0xC4
400	800	800	1600	6.02	32	0x44	0xC4
400	900	800	1800	7.04	36	0x55	0xC4
400	1000	800	2000	7.96	40	0x66	0xC4

SELECTIVE SQUELCH AND DISABLE

Each transmitter is equipped with output disable and output squelch controls. Disable is a full power-down state: the transmitter current is reduced to zero, and the output pins pull up to V_{TTO} , but there is a delay of approximately 1 μ s associated with re-enabling the transmitter. The output disable control is accessed through the EN bit (Bit 4) of the OUT_A/OUT_B configuration registers through the I^2C control interface.

Squelch is not a full power-down state but a state in which only the output current is reduced to zero and the output pins pull up to V_{TTO} , and there is a much smaller delay to bring back the output current. The output squelch and the output disable control can both be accessed through the OUT_A/OUT_B squelch control registers, with the top nibble representing the squelch control for one entire output port, and the bottom nibble representing the output disable for one entire output port. The ports are disabled or squelched by writing 0s to the corresponding nibbles. The ports are enabled by writing all 1s, which is the

default setting. For example, to squelch Port A, Register 0xC3 must be set to 0x0F. The entire nibble must be written to all 0s for this functionality.

Table 18. Squelch and Disable Control Registers

Table 19. Squelch and Disable Functionality

 1 xxxx = don't care

I 2 C CONTROL INTERFACE **SERIAL INTERFACE GENERAL FUNCTIONALITY**

The ADN8102 register set is controlled through a 2-wire I²C interface. The ADN8102 acts only as an I²C slave device. Therefore, the I²C bus in the system needs to include an I²C master to configure the ADN8102 and other I²C devices that may be on the bus. Data transfers are controlled using the two I 2 C wires: the SCL input clock pin and the SDA bidirectional data pin.

The ADN8102 I²C interface can be run in the standard (100 kHz) and fast (400 kHz) modes. The SDA line only changes value when the SCL pin is low with two exceptions. To indicate the beginning or continuation of a transfer, the SDA pin is driven low while the SCL pin is high, and to indicate the end of a transfer, the SDA line is driven high while the SCL line is high. Therefore, it is important to control the SCL clock to toggle only when the SDA line is stable, unless indicating a start, repeated start, or stop condition.

I 2 C INTERFACE DATA TRANSFERS—DATA WRITE

To write data to the ADN8102 register set, a microcontroller, or any other I²C master, needs to send the appropriate control signals to the ADN8102 slave device. The steps that need to be completed are listed as follows, where the signals are controlled by the I²C master, unless otherwise specified. A diagram of the procedure can be seen i[n Figure 42.](#page-24-3)

- 1. Send a start condition (while holding the SCL line high, pull the SDA line low).
- 2. Send the ADN8102 part address (seven bits) whose upper five bits are the static value 10010b and whose lower two bits are controlled by the ADDR[1:0] input pins. This transfer should be MSB first.
- 3. Send the write indicator bit (0).
- 4. Wait for the ADN8102 to acknowledge the request.

6. Wait for the ADN8102 to acknowledge the request.

5. Send the register address (eight bits) to which data is to be written. This transfer should be MSB first.

- 7. Send the data (eight bits) to be written to the register whose address was set in Step 5. This transfer should be MSB first.
- 8. Wait for the ADN8102 to acknowledge the request.
- 9a. Send a stop condition (while holding the SCL line high, pull the SDA line high) and release control of the bus.
- 9b. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 in this procedure to perform another write.
- 9c. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of the read procedure (in the I ²[C Interface Data Transfers—](#page-25-0) [Data Read](#page-25-0) section) to perform a read from another address.
- 9d. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 8 of the read procedure (in the I ²[C Interface Data Transfers—](#page-25-0) [Data Read](#page-25-0) section) to perform a read from the same address set in Step 5.

[Figure 42](#page-24-3) shows the ADN8102 write process. The SCL signal is shown along with a general write operation and a specific example. In the example, Data 0x92 is written to Address 0x6D of an ADN8102 part with a part address of 0x4B. The part address is seven bits wide. The upper five bits of the ADN8102 are internally set to 10010b. The lower two bits are controlled by the ADDR[1:0] pins. In this example, the bits controlled by the ADDR[1:0] pins are set to 11b. I[n Figure 42,](#page-24-3) the corresponding step number is visible in the circle under the waveform. The SCL line is driven by the I2 C master and never by the ADN8102 slave. As for the SDA line, the data in the shaded polygons is driven by the ADN8102, whereas the data in the nonshaded polygons is driven by the I²C master. The end phase case shown is that of Step 9a.

Note that the SDA line only changes when the SCL line is low, except for the case of sending a start, stop, or repeated start condition, Step 1 and Step 9 in this case.

I 2 C INTERFACE DATA TRANSFERS—DATA READ

To read data from the ADN8102 register set, a microcontroller, or any other I²C master, needs to send the appropriate control signals to the ADN8102 slave device. The steps that need to be completed are listed as follows, where the signals are controlled by the I²C master, unless otherwise specified. A diagram of the procedure can be seen i[n Figure 43.](#page-25-1)

- 1. Send a start condition (while holding the SCL line high, pull the SDA line low).
- 2. Send the ADN8102 part address (seven bits) whose upper five bits are the static value 10010b and whose lower two bits are controlled by the input pins ADDR[1:0]. This transfer should be MSB first.
- 3. Send the write indicator bit (0).
- 4. Wait for the ADN8102 to acknowledge the request.
- 5. Send the register address (eight bits) from which data is to be read. This transfer should be MSB first. The register address is kept in memory in the ADN8102 until the part is reset or the register address is written over with the same procedure (Step 1 to Step 6).
- 6. Wait for the ADN8102 to acknowledge the request.
- 7. Send a repeated start condition (while holding the SCL line high, pull the SDA line low).
- 8. Send the ADN8102 part address (seven bits) whose upper five bits are the static value 10010b and whose lower two bits are controlled by the input pins ADDR[1:0]. This transfer should be MSB first.
- 9. Send the read indicator bit (1).
- 10. Wait for the ADN8102 to acknowledge the request.
- 11. The ADN8102 then serially transfers the data (eight bits) held in the register indicated by the address set in Step 5.
- 12. Acknowledge the data.
- 13a. Send a stop condition (while holding the SCL line high, pull the SDA line high) and release control of the bus.
- 13b. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of the write procedure (in th[e I2C Interface Data](#page-24-2) [Transfers—Data Write s](#page-24-2)ection) to perform a write.
- 13c. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of this procedure to perform a read from another address.
- 13d. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 8 of this procedure to perform a read from the same address.

[Figure 43 s](#page-25-1)hows the ADN8102 read process. The SCL signal is shown along with a general read operation and a specific example. In the example, Data 0x49 is read from Address 0x6D of an ADN8102 part with a part address of 0x4B. The part address is seven bits wide. The upper five bits of the ADN8102 are internally set to 10010b. The lower two bits are controlled by the ADDR[1:0] pins. In this example, the bits controlled by the ADDR[1:0] pins are set to 11b. I[n Figure 43,](#page-25-1) the corresponding step number is visible in the circle under the waveform. The SCL line is driven by the I2 C master and never by the ADN8102 slave. As for the SDA line, the data in the shaded polygons is driven by the ADN8102, whereas the data in the nonshaded polygons is driven by the I^2C master. The end phase case shown is that of Step 13a.

Note that the SDA line changes only when the SCL line is low, except for the case of sending a start, stop, or repeated start condition, as in Step 1, Step 7, and Step 13. In [Figure 43,](#page-25-1) A is the same as ACK i[n Figure 42.](#page-24-3) Equally, Sr represents a repeated start where the SDA line is brought high before SCL is raised. SDA is then dropped while SCL is still high.

APPLICATIONS INFORMATION **OUTPUT COMPLIANCE**

In low voltage applications, users must pay careful attention to both the differential and common-mode signal levels. The choice of output voltage swing, preemphasis setting, supply voltages (V_{CC} and V_{TTO}), and output coupling (ac or dc) affect peak and settled single-ended voltage swings and the commonmode shift measured across the output termination resistors. These choices also affect output current and, consequently, power consumption. For ac-coupled applications, certain combinations of supply voltage, output voltage swing, and preemphasis settings may violate the single-ended absolute output low voltage, as specified i[n Table 1.](#page-2-2) Under these conditions, the performance is degraded; therefore, these settings are not recommended[. Table 21 i](#page-27-0)ncludes annotations that identify these settings. In dc-coupled applications, the far-end termination voltage should be equal to V_{TTO} to allow the full list of output swing and preemphasis settings listed in [Table 17.](#page-21-0)

TxHeadroom

The TxHeadroom register (Register 0x23) allows configuration of the individual transmitters for extra headroom at the output for high current applications. The bits in this register are active high (default) and are one per output (se[e Table 22\)](#page-30-1). Setting a bit high puts the respective transmitter in a configuration for extra headroom, and setting a bit low does not provide extra headroom. The TxHeadroom bits should only be set high when required for a given output swing as listed i[n Table 21.](#page-27-0) Note that TxHeadroom is not available for V_{CC} < 2.5 V.

Figure 44. Simplified Output Voltage Levels Diagram

Table 20. Symbol Definitions

PRINTED CIRCUIT BOARD (PCB) LAYOUT GUIDELINES

The high speed differential inputs and outputs should be routed with 100 Ω controlled impedance, differential transmission lines. The transmission lines, either microstrip or stripline, should be referenced to a solid low impedance reference plane. An example of a PCB cross-section is shown in [Figure 45.](#page-28-1) The trace width (W), differential spacing (S), height above reference plane (H), and dielectric constant of the PCB material determine the characteristic impedance. Adjacent channels should be kept apart by a distance greater than 3 W to minimize crosstalk.

Power Supply Connections and Ground Planes

Use of one low impedance ground plane is recommended. The VEE pins should be soldered directly to the ground plane to reduce series inductance. If the ground plane is an internal plane and connections to the ground plane are made through vias, multiple vias can be used in parallel to reduce the series inductance. The exposed pad should be connected to the VEE plane using plugged vias so that solder does not leak through the vias during reflow.

Use of a 10 μF electrolytic capacitor between VCC and VEE is recommended at the location where the 3.3 V supply enters the printed circuit board (PCB). It is recommended that 0.1 μF and 1 nF ceramic chip capacitors be placed in parallel at each supply pin for high frequency, power supply decoupling. When using 0.1 μF and 1 nF ceramic chip capacitors, they should be placed between the IC power supply pins (VCC, VTTI, and VTTO) and VEE, as close as possible to the supply pins.

By using adjacent power supply and GND planes, excellent high frequency decoupling can be realized by using close spacing between the planes. This capacitance is given by

CPLANE = 0.88*εr* × *A/d* (pF)

where:

εr is the dielectric constant of the PCB material.

A is the area of the overlap of power and GND planes (cm²). *d* is the separation between planes (mm).

Supply Sequencing

Ideally, all power supplies should be brought up to the appropriate levels simultaneously (power supply requirements are set by the supply limits in [Table 1 a](#page-2-2)nd the absolute maximum ratings listed i[n Table 3\)](#page-5-2). In the event that the power supplies to the ADN8102 are brought up separately, the supply power-up sequence is as follows: DV_{CC} is powered first, followed by V_{CC} , and lastly V_{TTI} and V_{TTO} . The power-down sequence is reversed, with V_{TTI} and V_{TTO} being powered off first.

V_{TTI} and V_{TTO} contain ESD protection diodes to the V_{CC} power domain (se[e Figure 39 a](#page-16-3)nd [Figure 41\)](#page-20-2). To avoid a sustained high current condition in these devices ($I_{SUSTANED} < 64$ mA), the V_{TTI} and V_{TTO} supplies should be powered on after V_{CC} and should be powered off before Vcc.

If the system power supplies have a high impedance in the powered off state, then supply sequencing is not required provided the following limits are observed:

- Peak current from V_{TTI} or V_{TTO} to V_{CC} < 200 mA.
- Sustained current from V_{TTI} or V_{TTO} to V_{CC} < 64 mA.

Thermal Paddle Design

The LFCSP is designed with an exposed thermal paddle to conduct heat away from the package and into the PCB. By incorporating thermal vias into the PCB thermal paddle, heat is dissipated more effectively into the inner metal layers of the PCB. To ensure device performance at elevated temperatures, it is important to have a sufficient number of thermal vias incorporated into the design. An insufficient number of thermal vias results in a θ_{JA} value larger than specified in [Table 1.](#page-2-2) Additional PCB footprint and assembly guidelines are described in th[e AN-772](http://www.analog.com/AN-772) Application Note, *A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP)*.

It is recommended that a via array of 4×4 or 5×5 with a diameter of 0.3 mm to 0.33 mm be used to set a pitch between 1.0 mm and 1.2 mm. A representative of these arrays is shown in [Figure 46.](#page-28-2)

Figure 46. PCB Thermal Paddle and Via

For FR4, ε_r = 4.4 and 0.25 mm spacing, $C \approx 15 \text{ pF/cm}^2$.

Stencil Design for the Thermal Paddle

To effectively remove heat from the package and to enhance electrical performance, the thermal paddle must be soldered (bonded) to the PCB thermal paddle, preferably with minimum voids. However, eliminating voids may not be possible because of the presence of thermal vias and the large size of the thermal paddle for larger size packages. Also, outgassing during the reflow process may cause defects (splatter, solder balling) if the solder paste coverage is too big. It is recommended that smaller multiple openings in the stencil be used instead of one big opening for printing solder paste on the thermal paddle region. This typically results in 50% to 80% solder paste coverage. [Figure 47](#page-29-0) shows how to achieve these levels of coverage.

Voids within solder joints under the exposed paddle can have an adverse effect on high speed and RF applications, as well as on thermal performance. Because the LFCSP package incorporates a large center paddle, controlling solder voiding within this region can be difficult. Voids within this ground plane can increase the current path of the circuit. The maximum size for a void should be less than via pitch within the plane. This assures that any one via is not rendered ineffectual when any void increases the current path beyond the distance to the next available via.

Figure 47. Typical Thermal Paddle Stencil Design

Large voids in the thermal paddle area should be avoided. To control voids in the thermal paddle area, solder masking may be required for thermal vias to prevent solder wicking inside the via during reflow, thus displacing the solder away from the interface between the package thermal paddle and thermal paddle land on the PCB. There are several methods employed for this purpose, such as via tenting (top or bottom side), using dry film solder mask; via plugging with liquid photo-imagible (LPI) solder mask from the bottom side; or via encroaching. These options are depicted i[n Figure 48.](#page-29-1) In case of via tenting, the solder mask diameter should be 100 microns larger than the via diameter.

Figure 48. Solder Mask Options for Thermal Vias: (a) Via Tenting from the Top; (b) Via Tenting from the Bottom; (c) Via Plugging, Bottom; and (d) Via Encroaching, Bottom

A stencil thickness of 0.125 mm is recommended for 0.4 mm and 0.5 mm pitch parts. The stencil thickness can be increased to 0.15 mm to 0.2 mm for coarser pitch parts. A laser-cut, stainless steel stencil is recommended with electropolished trapezoidal walls to improve the paste release. Because not enough space is available underneath the part after reflow, it is recommended that no clean Type 3 paste be used for mounting the LFCSP. Inert atmosphere is also recommended during reflow.

REGISTER MAP

Table 22. I2 C Register Definitions

¹ Read-only register.

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

NOTES

NOTES