

Wide input voltage range: 2.85 V to 15 V

Supported by the ADIsimPower tool set

# 1.2 A, DC-to-DC Inverting Regulator

Data Sheet ADP5073

#### **FEATURES**

Adjustable negative output to V<sub>IN</sub> – 39 V
Integrated 1.2 A main switch
1.2 MHz/2.4 MHz switching frequency with optional external frequency synchronization from 1.0 MHz to 2.6 MHz
Resistor programmable soft start timer
Slew rate control for lower system noise
Precision enable control
Power-good output
UVLO, OCP, OVP, and TSD protection
3 mm × 3 mm, 16-lead LFCSP
-40°C to +125°C junction temperature

#### **APPLICATIONS**

Bipolar amplifiers, ADCs, digital-to-analog converters (DACs), and multiplexers High speed converters Radio frequency (RF) power amplifier (PA) bias Optical modules

#### **GENERAL DESCRIPTION**


The ADP5073 is a high performance dc-to-dc inverting regulator used to generate negative supply rails.

The input voltage range of 2.85 V to 15 V supports a wide variety of applications. The integrated main switch enables the generation of an adjustable negative output voltage down to 39 V below the input voltage.

The ADP5073 operates at a pin selected 1.2 MHz/2.4 MHz switching frequency. The ADP5073 can synchronize with an external oscillator from 1.0 MHz to 2.6 MHz to ease noise filtering in sensitive applications. The regulator implements programmable slew rate control circuitry for the MOSFET driver stage to reduce electromagnetic interference (EMI).

The ADP5073 includes a fixed internal or resistor programmable soft start timer to prevent inrush current at power-up. During shutdown, the regulator completely disconnects the load from the input supply to provide a true shutdown. A power-good pin is available to indicate the output is stable.

#### TYPICAL APPLICATION CIRCUIT



Other key safety features in the ADP5073 include overcurrent protection (OCP), overvoltage protection (OVP), thermal shutdown (TSD), and input undervoltage lockout (UVLO).

The ADP5073 is available in a 16-lead LFCSP and is rated for a -40°C to +125°C operating junction temperature range.

**Table 1. Related Devices** 

Device	Boost Switch (A)	Inverter Switch (A)	Package
ADP5070	1.0	0.6	20-lead LFCSP (4 mm × 4 mm) and TSSOP
ADP5071	2.0	1.2	20-lead LFCSP (4 mm × 4 mm) and TSSOP
ADP5073	Not applicable	1.2	16-lead LFCSP (3 mm × 3 mm)
ADP5074	Not applicable	2.4	16-lead LFCSP (3 mm × 3 mm)
ADP5075	Not applicable	0.8	12-ball WLCSP (1.61 mm × 2.18 mm)

# **TABLE OF CONTENTS**

Features
Applications1
Typical Application Circuit
General Description
Revision History
Specifications
Absolute Maximum Ratings
Thermal Resistance5
ESD Caution5
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Theory of Operation
PWM Mode10
Skip Mode10
Undervoltage Lockout (UVLO)10
Oscillator and Synchronization10
REVISION HISTORY
10/2017—Rev. 0 to Rev. A
Updated Outline Dimensions

	internal Regulators	U
	Precision Enabling 1	1
	Soft Start	1
	Slew Rate Control	1
	Current-Limit Protection	1
	Overvoltage Protection	1
	Power Good1	1
	Thermal Shutdown	1
Αŗ	pplications Information1	2
	ADIsimPower Design Tool	2
	Component Selection	2
	Common Applications 1	5
	Layout Considerations 10	6
Oı	utline Dimensions1	7
	Ordering Guide1	7

10/2017—Rev. 0 to Rev. A	
Updated Outline Dimensions	17
Changes to Ordering Guide	17

10/2015—Revision 0: Initial Version

## **SPECIFICATIONS**

 $PVIN = AVIN = 2.85 \text{ V to } 15 \text{ V, V}_{OUT} = -15 \text{ V, f}_{SW} = 1200 \text{ kHz, T}_{J} = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C for minimum/maximum specifications, and}$   $T_{A} = 25 ^{\circ}\text{C for typical specifications, unless otherwise noted.}$ 

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
INPUT SUPPLY VOLTAGE RANGE	V <sub>IN</sub>	2.85		15	V	PVIN, AVIN
QUIESCENT CURRENT						
Operating Quiescent Current						
PVIN, AVIN (Total)	IQ		1.8	4.0	mA	No switching, EN = high, PVIN = AVIN = 5 V
Shutdown Current	Ishdn		5	10	μΑ	No switching, EN = low, PVIN = AVIN = $5 \text{ V}$ , $-40^{\circ}\text{C} \le T_{\text{J}} \le +85^{\circ}\text{C}$
UVLO						
System UVLO Threshold						AVIN
Rising	V <sub>UVLO_RISING</sub>		2.8	2.85	V	
Falling	$V_{\text{UVLO\_FALLING}}$	2.5	2.55		V	
Hysteresis	V <sub>HYS</sub>		0.25		V	
OSCILLATOR CIRCUIT						
Switching Frequency	f <sub>sw</sub>	1.130	1.200	1.270	MHz	SYNC/FREQ = low
		2.240	2.400	2.560	MHz	SYNC/FREQ = high (connect to VREG)
SYNC/FREQ Input						
Input Clock Range	f <sub>SYNC</sub>	1.000		2.600	MHz	
Input Clock Minimum On Pulse Width	t <sub>SYNC_MIN_ON</sub>	100			ns	
Input Clock Minimum Off Pulse Width	tsync_min_off	100			ns	
Input Clock High Logic	V <sub>H (SYNC)</sub>			1.3	V	
Input Clock Low Logic	V <sub>L (SYNC)</sub>	0.4			V	
PRECISION ENABLING (EN)						
High Level Threshold	V <sub>TH_H</sub>	1.125	1.15	1.175	V	
Low Level Threshold	V <sub>TH_L</sub>	1.025	1.05	1.075	V	
Shutdown Mode	V <sub>TH_S</sub>	0.4			V	Internal circuitry disabled to achieve Ishdn
Pull-Down Resistance	R <sub>EN</sub>		1.48		ΜΩ	
INTERNAL REGULATOR						
VREG Output Voltage	$V_{REG}$		4.25		V	
INVERTING REGULATOR						
Reference Voltage	V <sub>REF</sub>		1.60		V	
Accuracy		-0.5		+0.5	%	T <sub>J</sub> = 25°C
		-1.5		+1.5	%	$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$
Feedback Voltage	$V_{\text{REF}} - V_{\text{FB}}$		8.0		V	
Accuracy		-0.5		+0.5	%	T <sub>J</sub> = 25°C
		-1.5		+1.5	%	$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$
Feedback Bias Current	I <sub>FB</sub>			0.1	μΑ	
Overvoltage Protection Threshold	V <sub>ov</sub>		0.74		V	At the FB pin after soft start is complete
Power-Good Threshold	V <sub>PG</sub> (GOOD)		0.7		V	$V_{REF} - V_{FB} \ge V_{PG (GOOD)}$
	V <sub>PG (BAD)</sub>		0.68		V	$V_{REF} - V_{FB} \le V_{PG (BAD)}$
Power-Good FET On Resistance	R <sub>DS_PG</sub> (ON)		28		Ω	
Power-Good FET Maximum Drain Source Voltage	V <sub>DS_PG (MAX)</sub>			5.5	V	
Power-Good Supply Voltage	V <sub>PG</sub> (SUPPLY)		1.4			Voltage required on PVIN pin for power- good FET to pull down
Load Regulation	$\Delta (V_{REF} - V_{FB})/$ $\Delta I_{LOAD}$		0.0025		%/A	I <sub>LOAD</sub> = 100 mA to 500 mA (regulator not in skip mode)
Line Regulation	$\Delta (V_{REF} - V_{FB})/$ $\Delta V_{IN}$		0.02		%/V	$V_{IN} = 2.85 \text{ V}$ to 14.5 V, $I_{LOAD} = 15 \text{ mA}$ (regulator not in skip mode_

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Error Amplifier (EA) Transconductance	gм	270	300	330	μA/V	
Power FET On Resistance	R <sub>DS</sub> (ON)		200		mΩ	$V_{IN} = 5 V$
Power FET Maximum Drain Source Voltage	V <sub>DS (MAX)</sub>			39	V	
Current-Limit Threshold	I <sub>LIM</sub>	1.2	1.375	1.6	Α	
Minimum On Time			55		ns	
Minimum Off Time			50		ns	
SOFT START						
Soft Start Timer	tss		4		ms	SS = open
			32		ms	SS resistor = $50 \text{ k}\Omega$ to GND
Hiccup Time	<b>t</b> HICCUP		$8 \times t_{\text{SS}}$		ms	
THERMAL SHUTDOWN						
Threshold	T <sub>SHDN</sub>		150		°C	
Hysteresis	T <sub>HYS</sub>		15		°C	

## **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Rating
PVIN, AVIN	-0.3 V to +18 V
SW	PVIN – 40 V to PVIN + 0.3 V
GND	-0.3 V to +0.3 V
VREG	-0.3 V to lower of AVIN + 0.3 V or +6 V
EN, FB, SYNC/FREQ, PWRGD	-0.3 V to +6 V
COMP, SLEW, SS, VREF	–0.3 V to VREG + 0.3 V
Operating Junction	−40°C to +125°C
Temperature Range	
Storage Temperature	−65°C to +150°C
Range	
Soldering Conditions	JEDEC J-STD-020

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

 $\theta_{JA}$  and  $\Psi_{JT}$  are based on a 4-layer printed circuit board (PCB) (two signals and two power planes) with thermal vias connecting the exposed pad to a ground plane as recommended in the Layout Considerations section.  $\theta_{JC}$  is measured at the top of the package and is independent of the PCB. The  $\Psi_{JT}$  value is more appropriate for calculating junction to case temperature in the application.

**Table 4. Thermal Resistance** 

Package Type	θ <sub>JA</sub>	θις	$\Psi_{JT}$	Unit
16-Lead LFCSP	75.01	55.79	0.95	°C/W

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

**Table 5. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	SW	Switching Node for the Inverting Regulator.
2	SLEW	Driver Stage Slew Rate Control. The SLEW pin sets the slew rate for the FET driving the SW pin. For the fastest slew rate (best efficiency), leave the SLEW pin open. For a normal slew rate, connect the SLEW pin to VREG. For the slowest slew rate (best noise performance), connect the SLEW pin to GND.
3	PWRGD	Power-Good Output (Open-Drain). Pull this pin up to VREG with a resistor to provide a high output when power is good.
4	SYNC/FREQ	Frequency Setting and Synchronization Input. To set the switching frequency to 2.4 MHz, pull the SYNC/FREQ pin high. To set the switching frequency to 1.2 MHz, pull the SYNC/FREQ pin low. To synchronize the switching frequency, connect the SYNC/FREQ pin to an external clock.
5	SS	Soft Start Programming. Leave the SS pin open to obtain the fastest soft start time. To program a slower soft start time, connect a resistor between the SS pin and GND.
6	EN	Inverting Regulator Precision Enable. The EN pin is compared to an internal precision reference to enable the inverting regulator output.
7	COMP	Error Amplifier Compensation for the Inverting Regulator. Connect the compensation network between this pin and GND.
8	FB	Feedback Input for the Inverting Regulator. Connect a resistor divider between the negative side of the inverting regulator output capacitor and VREF to program the output voltage.
9	VREF	Inverting Regulator Reference Output. Connect a 1.0 µF ceramic filter capacitor between the VREF pin and GND.
10	GND	Ground.
11	VREG	Internal Regulator Output. Connect a 1.0 µF ceramic filter capacitor between the VREG pin and GND.
12	PVIN	Power Input for the Inverting Regulator.
13	AVIN	System Power Supply for the ADP5073.
14, 15, 16	NIC	No Internal Connection. For improved thermal performance, connect these pins to the PCB ground plane.
EPAD	EPAD	Exposed Pad. Connect the exposed pad to GND.

## TYPICAL PERFORMANCE CHARACTERISTICS

Typical performance characteristics are generated using the standard bill of materials for each input/output combination listed in Table 9.




Figure 3. Maximum Output Current,  $f_{SW} = 1.2$  MHz,  $T_A = 25$ °C, Based on Target of 70%  $I_{LIM \, (MIN)}$ 




Figure 4. Maximum Output Current,  $f_{SW} = 2.4$  MHz,  $T_A = 25$ °C, Based on Target of 70%  $I_{LIM \, (MIN)}$ 




Figure 5. Efficiency vs. Current Load ( $I_{OUT}$ ),  $V_{IN} = 12$  V,  $V_{OUT} = -2.5$  V,  $T_A = 25$  °C




Figure 6. Efficiency vs. Current Load ( $I_{OUT}$ ),  $V_{IN} = 12$  V,  $V_{OUT} = -5$  V,  $T_A = 25$  °C




Figure 7. Efficiency vs. Current Load ( $I_{OUT}$ ),  $V_{IN} = 12 \text{ V}$  and 5 V,  $V_{OUT} = -15 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ 




Figure 8. Efficiency vs. Current Load ( $I_{OUT}$ ),  $V_{IN} = 5 \text{ V}$ ,  $V_{OUT} = -30 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ 




Figure 9. Efficiency vs. Current Load ( $I_{OUT}$ ) for Various Temperatures,  $V_{IN} = 5 V$ ,  $V_{OUT} = -15 V$ ,  $f_{SW} = 1.2 \text{ MHz}$ 




Figure 10. Line Regulation,  $V_{OUT} = -5 V$ ,  $f_{SW} = 1.2 MHz$ , 15 mA Load,  $T_A = 25 ^{\circ}C$  (Skip Mode Not Shown)




Figure 11. Load Regulation,  $V_{IN} = 12 \text{ V}$ ,  $V_{OUT} = -5 \text{ V}$ ,  $f_{SW} = 1.2 \text{ MHz}$ ,  $T_A = 25 ^{\circ}\text{C}$  (Skip Mode Not Shown)




Figure 12. Oscillator Frequency vs. Input Voltage ( $V_{IN}$ ) for Various Temperatures, SYNC/FREQ Pin = High




Figure 13. Oscillator Frequency vs. Input Voltage  $(V_{IN})$  for Various Temperatures, SYNC/FREQ Pin = Low




Figure 14. Shutdown Quiescent Current (I<sub>SHDN</sub>) vs. Input Voltage (V<sub>IN</sub>) for Various Temperatures, EN Pin Below Shutdown Threshold




Figure 15. Operating Quiescent Current (I<sub>O</sub>) vs. Input Voltage (V<sub>IN</sub>) for Various Temperatures, EN Pin On




Figure 16. Line Transient Showing  $V_{IN}$ ,  $V_{OUT}$ , and  $V_{FB}$ ,  $V_{IN}=4.5$  V to 5.5 V Step,  $V_{OUT}=-5$  V,  $R_{LOAD}=300$   $\Omega$ ,  $f_{SW}=1.2$  MHz,  $T_A=25$ °C




Figure 17. Load Transient Showing  $I_{LOAD}$ ,  $V_{OUT}$ , and  $V_{FB}$ ,  $V_{IN} = 12$  V,  $V_{OUT} = -5$  V,  $I_{LOAD} = 35$  mA to 45 mA Step,  $f_{SW} = 1.2$  MHz,  $T_A = 25$  °C




Figure 18. Skip Mode Operation Showing Inductor Current ( $I_{INDUCTOR}$ ), Switch Node Voltage ( $V_{SW}$ ), and Output Ripple ( $V_{OUT}$ ),  $V_{IN} = 12 V$ ,  $V_{OUT} = -5 V$ ,  $I_{LOAD} = 1 \text{ mA}$ ,  $f_{SW} = 1.2 \text{ MHz}$ ,  $T_A = 25 ^{\circ}\text{C}$ 




Figure 19. Discontinuous Conduction Mode Operation Showing Inductor Current ( $I_{INDUCTOR}$ ), Switch Node Voltage ( $V_{SW}$ ), and Output Ripple ( $V_{OUT}$ ),  $V_{IN} = 12 V$ ,  $V_{OUT} = -5 V$ ,  $I_{LOAD} = 50 \text{ mA}$ ,  $f_{SW} = 1.2 \text{ MHz}$ ,  $T_A = 25^{\circ}\text{C}$ 




Figure 20. Continuous Conduction Mode Operation Showing Inductor Current ( $I_{INDUCTOR}$ ), Switch Node Voltage ( $V_{SW}$ ), and Output Ripple ( $V_{OUT}$ ),  $V_{IN} = 12 \text{ V}$ ,  $V_{OUT} = -5 \text{ V}$ ,  $I_{LOAD} = 200 \text{ mA}$ ,  $f_{SW} = 1.2 \text{ MHz}$ ,  $T_A = 25 ^{\circ}\text{C}$ 

### THEORY OF OPERATION




Figure 21. Functional Block Diagram

#### **PWM MODE**

The inverting regulator in the ADP5073 operates at a fixed frequency set by an internal oscillator. At the start of each oscillator cycle, the MOSFET switch turns on, applying a positive voltage across the inductor. The inductor current (IINDUCTOR) increases until the current sense signal crosses the peak inductor current threshold that turns off the MOSFET switch; this threshold is set by the error amplifier output. During the MOSFET off time, the inductor current declines through the external diode until the next oscillator clock pulse starts a new cycle. The ADP5073 regulates the output voltage by adjusting the peak inductor current threshold.

#### **SKIP MODE**

During light load operation, the regulator can skip pulses to maintain output voltage regulation. Skipping pulses increases the device efficiency. The COMP voltage is monitored internally and when it falls below a threshold (due to the output voltage rising above the target during a switching cycle), the next switching cycle is skipped. This voltage is monitored on a cycle-by-cycle basis. During skip operation, the output ripple is increased and the ripple frequency varies. The choice of inductor defines the output current below which skip mode occurs.

#### **UNDERVOLTAGE LOCKOUT (UVLO)**

The UVLO circuitry monitors the AVIN pin voltage level. If the input voltage drops below the  $V_{\rm UVLO\_FALLING}$  threshold, the regulator turns off. After the AVIN pin voltage rises above the  $V_{\rm UVLO\_RISING}$  threshold, the soft start period initiates, and the regulator is enabled.

#### OSCILLATOR AND SYNCHRONIZATION

A phase-locked loop (PLL)-based oscillator generates the internal clock and offers a choice of two internally generated frequency options or external clock synchronization. The switching frequency is configured using the SYNC/FREQ pin options shown in Table 6.

For external synchronization, connect the SYNC/FREQ pin to a suitable clock source. The PLL locks to an input clock within the range specified by  $f_{\rm SYNC}$ .

Table 6. SYNC/FREQ Pin Options

SYNC/FREQ Pin	Switching Frequency
High	2.4 MHz
Low	1.2 MHz
External Clock	1× clock frequency

#### **INTERNAL REGULATORS**

The internal VREG regulator in the ADP5073 provides a stable power supply for the internal circuitry. The VREG supply provides a high signal for device configuration pins but must not be used to supply external circuitry.

The VREF regulator provides a reference voltage for the inverting regulator feedback network to ensure a positive feedback voltage on the FB pin. A current-limit circuit is included for both internal regulators to protect the circuit from accidental loading.

#### PRECISION ENABLING

The ADP5073 has an enable pin that features a precision enable circuit with an accurate reference voltage. This reference allows the ADP5073 to be sequenced easily from other supplies. It can also be used as a programmable UVLO input by using a resistor divider.

The enable pin has an internal pull-down resistor that defaults to off when the pin is floating. When the voltage at the enable pin is greater than the  $V_{\rm TH,H}$  reference level, the regulator is enabled.

#### **SOFT START**

The regulator in the ADP5073 includes soft start circuitry that ramps the output voltage in a controlled manner during startup, thereby limiting the inrush current. The soft start time is internally set to the fastest rate when the SS pin is open.

Connecting a resistor between SS and ground allows the adjustment of the soft start delay.

#### **SLEW RATE CONTROL**

The ADP5073 uses programmable output driver slew rate control circuitry. This circuitry reduces the slew rate of the switching node as shown in Figure 22, resulting in reduced ringing and lower EMI. To program the slew rate, connect the SLEW pin to the VREG pin for normal mode, to the GND pin for slow mode, or leave it open for fast mode. This logic allows the use of an open-drain output from a noise sensitive device to switch the slew rate from fast to slow, for example, during analog-to-digital converter (ADC) sampling.

Note that slew rate control causes a trade-off between efficiency and low EMI.




Figure 22. Switching Node at Various Slew Rate Settings

#### **CURRENT-LIMIT PROTECTION**

The inverting regulator in the ADP5073 includes current-limit protection circuitry to limit the amount of forward current allowed through the MOSFET switch.

When the peak inductor current exceeds the current-limit threshold, the power MOSFET switch is turned off for the remainder of that switch cycle. If the peak inductor current continues to exceed the overcurrent limit, the regulator enters hiccup mode. The regulator stops switching and then restarts with a new soft start cycle after the theorem and repeats until the overcurrent condition is removed.

#### **OVERVOLTAGE PROTECTION**

An overvoltage protection mechanism is present on the FB pin for the inverting regulator.

When the voltage on the FB pin drops below the  $V_{\rm OV}$  threshold, the switching stops until the voltage rises above the threshold. This functionality is enabled after the soft start period has elapsed.

#### **POWER GOOD**

The ADP5073 provides an open-drain power-good output to indicate when the output voltage reaches a target level.

A pull-up voltage must be provided on the PWRGD pin through an external resistor to provide a high output when the power is good. The pull-up voltage is typically sourced from the VREG pin, although an external supply may be used with a maximum voltage of  $V_{DS,PG,(MAX)}$ . The power-good FET pulls down when the supply on the PVIN pin rises above  $V_{PG(SUPPLY)}$  and the FET remains on until the enable is brought high and soft start has completed. Note that if an external supply is used, the power-good output may be high until PVIN reaches  $V_{DS,PG,(MAX)}$ .

As soon as the device is enabled and soft start is complete, the power-good function monitors the voltage on the FB pin. If the voltage  $V_{\text{REF}} - V_{\text{FB}}$  is greater than the  $V_{\text{PG (GOOD)}}$  threshold, the power-good FET turns off, allowing the power-good output to be pulled up to VREG or an external supply signaling a power-good valid condition. If the voltage  $V_{\text{REF}} - V_{\text{FB}}$  is less than the  $V_{\text{PG (BAD)}}$  threshold, the power-good FET turns on, pulling the output to GND, indicating the power output is not good.

#### THERMAL SHUTDOWN

In the event that the ADP5073 junction temperature rises above  $T_{SHDN}$ , the thermal shutdown circuit turns off the IC. Extreme junction temperatures can be the result of prolonged high current operation, poor circuit board design, and/or high ambient temperature. Hysteresis is included so that when thermal shutdown occurs, the ADP5073 does not return to operation until the onchip temperature drops below  $T_{SHDN}$  –  $T_{HYS}$ . When resuming from thermal shutdown, a soft start is performed.

### APPLICATIONS INFORMATION

#### **ADIsimPOWER DESIGN TOOL**

The ADP5073 is supported by the ADIsimPower™ design tool set. ADIsimPower is a collection of tools that produce complete power designs optimized to a specific design goal. These tools allow the user to generate a full schematic, bill of materials, and calculate performance in minutes. ADIsimPower can optimize designs for cost, area, efficiency, and device count while taking into consideration the operating conditions and limitations of the IC and all real external components. The ADIsimPower tool can be found at www.analog.com/adisimpower, and the user can request an unpopulated board through the tool.

#### **COMPONENT SELECTION**

#### Feedback Resistors

The ADP5073 provides an adjustable output voltage. An external resistor divider sets the output voltage, where the divider output must equal the feedback reference voltage,  $V_{\rm FB}$ . To limit the output voltage accuracy degradation due to feedback bias current, ensure that the current through the divider is at least  $10 \times I_{\rm FB}$ .

Set the negative output for the inverting regulator by

$$V_{OUT} = V_{FB} - \frac{R_{FT}}{R_{FB}} (V_{REF} - V_{FB})$$

where:

 $V_{OUT}$  is the negative output voltage.

 $V_{FB}$  is the FB reference voltage.

 $R_{FT}$  is the feedback resistor from  $V_{OUT}$  to FB.

 $R_{FB}$  is the feedback resistor from FB to VREF.

 $V_{REF}$  is the VREF pin reference voltage.

Table 7 shows recommended values for common output voltages using standard resistor values.

**Table 7. Recommended Feedback Resistor Values** 

<b>Desired Output</b>			Actual Output
Voltage (V)	$R_{FT}(M\Omega)$	R <sub>FB</sub> (kΩ)	Voltage (V)
-1.8	0.332	102	-1.804
-3	0.475	100	-3.000
-3.3	0.523	102	-3.302
-4.2	0.715	115	-4.174
<b>-</b> 5	1.15	158	-5.023
<b>-9</b>	1.62	133	-8.944
-12	1.15	71.5	-12.067
-13	2.8	162	-13.027
<b>–15</b>	2.32	118	-14.929
-18	2.67	113	-18.103
-20	2.94	113	-20.014
-24	3.16	102	-23.984
-30	4.12	107	-30.004
-35	5.11	115	-34.748

#### **Output Capacitor**

Higher output capacitor values reduce the output voltage ripple and improve load transient response. When choosing this value, it is also important to account for the loss of capacitance due to the output voltage dc bias.

Ceramic capacitors are manufactured with a variety of dielectrics, each with a different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 25 V or 50 V (depending on output) are recommended for best performance. Y5V and Z5U dielectrics are not recommended for use with any dc-to-dc converter because of their poor temperature and dc bias characteristics.

Calculate the worst case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage using the following equation:

$$C_{EFFECTIVE} = C_{NOMINAL} \times (1 - TEMPCO) \times (1 - DCBIASCO) \times (1 - Tolerance)$$

#### where:

 $C_{EFFECTIVE}$  is the effective capacitance at the operating voltage.  $C_{NOMINAL}$  is the nominal data sheet capacitance.

*TEMPCO* is the worst case capacitor temperature coefficient. *DCBIASCO* is the dc bias derating at the output voltage. *Tolerance* is the worst case component tolerance.

To guarantee the performance of the device, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors be evaluated for each application.

Capacitors with lower effective series resistance (ESR) and effective series inductance (ESL) are preferred to minimize output voltage ripple.

Note that the use of large output capacitors may require a slower soft start to prevent current limit during startup. A 10  $\mu F$  capacitor is suggested as a good balance between performance and size.

#### **Input Capacitor**

Higher value input capacitors help reduce the input voltage ripple and improve transient response.

To minimize supply noise, place the input capacitor as close as possible to the AVIN and PVIN pins. A low ESR capacitor is recommended.

For stability, the use of a good quality 10  $\mu F$  ceramic capacitor with low dc bias effects is recommended. If the power pins are individually decoupled, it is recommended to use a minimum of a 5.6  $\mu F$  capacitor on the PVIN pin and a 3.3  $\mu F$  capacitor on the AVIN pin.

#### **VREG Capacitor**

A 1.0  $\mu F$  ceramic capacitor ( $C_{VREG}$ ) is required between the VREG pin and GND.

#### **VREF** Capacitor

A 1.0  $\mu$ F ceramic capacitor ( $C_{VREF}$ ) is required between the VREF pin and GND.

#### **Soft Start Resistor**

A resistor ( $R_{SS}$ ) can be connected between the SS pin and the GND pin to increase the soft start time. The soft start time can be set using this resistor between 4 ms (268 k $\Omega$ ) and 32 ms (50 k $\Omega$ ). Leaving the SS pin open selects the fastest time of 4 ms. Figure 23 shows the behavior of this operation. Calculate the soft start time ( $t_{SS}$ ) using the following formula:

$$t_{SS} = 38.4 \times 10^{-3} - 1.28 \times 10^{-7} \times R_{SS} (\Omega)$$

where 50 k $\Omega \le R_{SS} \le 268$  k $\Omega$ .




Figure 23. Soft Start Behavior

#### Diodes

A Schottky diode with low junction capacitance is recommended for D1. At higher output voltages and especially at higher switching frequencies, the junction capacitance is a significant contributor to efficiency. Higher capacitance diodes also generate more switching noise. As a guide, a diode with less than 40 pF junction capacitance is preferred when the output voltage is in the range of -5 V to -37 V.

#### **Inductor Selection**

The inductor stores energy during the on time of the power switch, and transfers that energy to the output through the output rectifier during the off time. To balance the trade-offs between small inductor current ripple and efficiency, inductance values in the range of 1  $\mu H$  to 22  $\mu H$  are recommended. In general, lower inductance values have higher saturation current and lower series resistance for a given physical size. However, lower inductance results in a higher peak current that can lead to reduced efficiency and greater input and/or output ripple and noise. A peak-to-peak inductor ripple current close to 30% of the maximum dc current in the inductor typically yields an optimal compromise.

For the smallest solution size, inductors with a saturation current below  $I_{\text{LIM}}$  may be used when the output current in the application is such that the inductor current stays below the saturated region.

For the inductor ripple current in continuous conduction mode (CCM) operation, the input ( $V_{\rm IN}$ ) and output ( $V_{\rm OUT}$ ) voltages determine the switch duty cycle (Duty) by the following equation:

$$Duty = \left(\frac{\mid V_{OUT} \mid + V_{DIODE}}{V_{IN} + \mid V_{OUT} \mid + \mid V_{DIODE}}\right)$$

where  $V_{DIODE}$  is the forward voltage drop of the Schottky diode (D1).

Determine the dc current in the inductor in CCM (I<sub>L1</sub>) using the following equation:

$$I_{L1} = \frac{I_{OUT}}{(1 - Duty)}$$

Using the duty cycle (Duty) and switching frequency (f<sub>SW</sub>), determine the on time (t<sub>ON</sub>) using the following equation:

$$t_{ON} = \frac{Duty}{f_{SW}}$$

The inductor ripple current ( $\Delta I_{L1}$ ) in steady state is calculated by

$$\Delta I_{LI} = \frac{V_{IN} \times t_{ON}}{L1}$$

Solve for the inductance value (L1) using the following equation:

$$L1 = \frac{V_{IN} \times t_{ON}}{\Delta I_{IJ}}$$

Assuming an inductor ripple current of 30% of the maximum dc current in the inductor results in

$$L1 = \frac{V_{IN} \times t_{ON} \times (1 - Duty)}{0.3 \times I_{OUT}}$$

Ensure that the peak inductor current (the maximum input current plus half the inductor ripple current) is below the rated saturation current of the inductor. Likewise, ensure that the maximum rated rms current of the inductor is greater than the maximum dc input current to the regulator.

When operating the ADP5073 inverting regulator in CCM, for stable current mode operation, ensure that the selected inductance is equal to or greater than the minimum calculated inductance,  $L_{\rm MIN}$ , for the application parameters in the following equation:

$$L1 > L_{MIN} = V_{IN} \times \left(\frac{0.27}{(1 - Duty)} - 0.33\right) (\mu H)$$

Table 9 suggests a series of inductors to use with the ADP5073 inverting regulator.

#### **Loop Compensation**

The ADP5073 uses external components to compensate the regulator loop, allowing the optimization of the loop dynamics for a given application. It is recommended to use the ADIsimPower tool to calculate compensation components.

The inverting converter, produces a right half plane zero in the regulation feedback loop. This feedback loop requires compensating the regulator such that the crossover frequency occurs well below the frequency of the right half plane zero. The right half plane zero frequency is determined by the following equation:

$$f_Z(RHP) = \frac{R_{LOAD}(1 - Duty)^2}{2\pi \times L1 \times Duty}$$

where:

 $f_Z$  (RHP) is the right half plane zero frequency.

 $R_{LOAD}$  is the equivalent load resistance or the output voltage divided by the load current.

$$Duty = \left(\frac{|V_{OUT}| + V_{DIODE}}{V_{IN} + |V_{OUT}| + V_{DIODE}}\right)$$

where  $V_{DIODE}$  is the forward voltage drop of the Schottky diode (D1).

To stabilize the regulator, ensure that the regulator crossover frequency is less than or equal to one-tenth of the right half plane zero frequency.

The regulator loop gain is

$$A_{VL} = \frac{V_{FB}}{|V_{OUT}|} \times \frac{V_{IN}}{(V_{IN} + 2 \times |V_{OUT}|)} \times G_M \times$$

$$\left|R_{OUT}\right|\left|Z_{COMP}\right| \times G_{CS} \times \left|Z_{OUT}\right|$$

where:

 $A_{VL}$  is the regulator loop gain.

 $V_{FB}$  is the feedback regulation voltage.

 $V_{OUT}$  is the regulated negative output voltage.

 $V_{IN}$  is the input voltage.

 $G_M$  is the error amplifier transconductance gain.

 $R_{OUT}$  is the output impedance of the error amplifier and is 33 M $\Omega$ .  $Z_{COMP}$  is the impedance of the series RC network from COMP to GND.

 $G_{CS}$  is the current sense transconductance gain (the inductor current divided by the voltage at COMP), which is internally set by the ADP5073 and is 6.25 A/V.

 $Z_{OUT}$  is the impedance of the load in parallel with the output capacitor.

To determine the crossover frequency, it is important to note that, at that frequency, the compensation impedance ( $Z_{\text{COMP}}$ ) is dominated by a resistor,  $R_{\text{C}}$ , and the output impedance ( $Z_{\text{OUT}}$ ) is dominated by the impedance of the output capacitor ( $C_{\text{OUT}}$ ).

Therefore, when solving for the crossover frequency, the equation (by definition of the crossover frequency) is simplified to

$$\begin{split} \left| A_{VL} \right| &= \frac{V_{FB}}{\left| V_{OUT} \right|} \times \frac{V_{IN}}{\left( V_{IN} + 2 \times \left| V_{OUT} \right| \right)} \times G_{M} \times \\ R_{C} \times G_{CS} \times \frac{1}{2\pi \times f_{C} \times C_{OUT}} &= 1 \end{split}$$

where  $f_C$  is the crossover frequency.

To solve for R<sub>C</sub>, use the following equation:

$$R_{C} = \frac{2\pi \times f_{C} \times C_{OUT} \times |V_{OUT}| \times (V_{IN} + (2 \times |V_{OUT}|))}{V_{FB} \times V_{IN} \times G_{M} \times G_{CS}}$$

where  $G_{CS} = 6.25$  A/V.

Using typical values for  $V_{\text{FB}}$  and  $G_{\text{M}}$  results in

$$R_{C} = \frac{4188 \times f_{C} \times C_{OUT} \times \left| \left. V_{OUT} \right| \times \left( V_{IN} + \left( 2 \times \left| \left. V_{OUT} \right| \right) \right) \right|}{V_{IN}}$$

For better accuracy, it is recommended to use the value of output capacitance ( $C_{\text{OUT}}$ ) that takes into account the capacitance reduction from dc bias in the calculation for  $R_{\text{C}}$ .

After the compensation resistor is known, set the zero formed by  $C_C$  and  $R_C$  to one-fourth of the crossover frequency, or

$$C_C = \frac{2}{\pi \times f_C \times R_C}$$

where  $C_C$  is the compensation capacitor.




Figure 24. Compensation Components

The optional capacitor,  $C_B$ , is chosen to cancel the zero introduced by the ESR of the output capacitor. For low ESR capacitors such as ceramic chip capacitors,  $C_B$  can be omitted from the design.

Solve for C<sub>B</sub> as follows:

$$C_{\scriptscriptstyle B} = \frac{ESR \times C_{\scriptscriptstyle OUT}}{R_{\scriptscriptstyle C}}$$

For optimal transient performance,  $R_C$  and  $C_C$  may need to be adjusted by observing the load transient response of the ADP5073. For most applications,  $R_C$  is within the range of 1 k $\Omega$  to 200 k $\Omega$ , and  $C_C$  is within the range of 1 nF to 68 nF.

#### **COMMON APPLICATIONS**

Table 8 and Table 9 list a number of common component selections for typical  $V_{\rm IN}$  and  $V_{\rm OUT}$  conditions. These have been bench tested and provide an off the shelf solution. To optimize components for an application, it is recommended to use the ADIsimPower tool set.

Figure 25 shows the schematic referenced by Table 8 and Table 9 with example component values for a +5 V input to a –15 V output. Table 8 shows the components common to all  $V_{\rm IN}$  and  $V_{\rm OUT}$  conditions.

**Table 8. Recommended Common Components Selections** 

Reference	Value (μF)	Part Number	Manufacturer
C <sub>IN</sub>	10	TMK316B7106KL-TD	Taiyo Yuden
$C_{VREG}$	1	GRM188R71A105KA61D	Murata
$C_{VREF}$	1	GRM188R71A105KA61D	Murata




Figure 25. Typical +12 V Input to -5 V Output, 1.2 MHz Application

**Table 9. Recommended Inverting Regulator Components** 

V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	Freq. (MHz)	L1 (μH)	L1, Coilcraft®	C <sub>ουτ</sub> (μ <b>F</b> )	C <sub>оит</sub> , Murata	D1, Diodes, Inc.	R <sub>FT</sub> (MΩ)	R <sub>FB</sub> (kΩ)	C <sub>C</sub> (nF)	R <sub>C</sub> (kΩ)
3.3	-2.5	1.2	4.7	XAL4030-472ME_	10	GRM32ER71H106KA12L	DFLS240L	0.432	107	150	1
3.3	-2.5	2.4	2.2	XAL4020-222ME_	10	GRM32ER71H106KA12L	DFLS240L	0.432	107	33	2.2
3.3	-3.3	1.2	4.7	XAL4030-472ME	10	GRM32ER71H106KA12L	DFLS240L	0.532	102	68	2
3.3	-3.3	2.4	2.2	XAL4020-222ME_	10	GRM32ER71H106KA12L	DFLS240L	0.532	102	15	4.3
3.3	-5	1.2	4.7	XAL4030-472ME	10	GRM32ER71H106KA12L	DFLS240L	1.15	158	22	4.7
3.3	-5	2.4	3.3	XAL4030-332ME_	10	GRM32ER71H106KA12L	DFLS240L	1.15	158	12	6.8
5	-5	1.2	6.8	XAL4030-682ME_	10	GRM32ER71H106KA12L	DFLS240L	1.15	158	47	3
5	-5	2.4	3.3	XAL4030-332ME_	10	GRM32ER71H106KA12L	DFLS240L	1.15	158	10	6.8
5	-15	1.2	10	XAL4040-103ME_	10	GRM32ER71H106KA12L	DFLS240	2.32	118	6.8	20
5	-15	2.4	5.6	LPS5030-562MR_	10	GRM32ER71H106KA12L	DFLS240	2.32	118	2.2	36
5	-30	1.2	10	XAL4040-103ME_	10	GRM32ER71H106KA12L	DFLS240	4.12	107	1.5	91
5	-30	2.4	10	XAL4040-103ME_	10	GRM32ER71H106KA12L	DFLS240	4.12	107	1	91
12	-2.5	1.2	6.8	XAL4030-682ME_	10	GRM32ER71H106KA12L	DFLS240L	0.432	107	220	0.68
12	-2.5	2.4	3.3	XAL4030-332ME_	10	GRM32ER71H106KA12L	DFLS240L	0.432	107	47	1.3
12	-5	1.2	10	XAL4040-103ME_	10	GRM32ER71H106KA12L	DFLS240L	1.15	158	68	2
12	-5	2.4	5.6	LPS5030-562MR_	10	GRM32ER71H106KA12L	DFLS240L	1.15	158	20	3.3
12	-15	1.2	22	XAL5050-223ME_	10	GRM32ER71H106KA12L	DFLS240	2.32	118	22	9
12	-15	2.4	10	XAL4040-103ME_	10	GRM32ER71H106KA12L	DFLS240	2.32	118	3.3	20

#### LAYOUT CONSIDERATIONS

PCB layout is important for all switching regulators but is particularly important for regulators with high switching frequencies. To achieve high efficiency, good regulation, good stability, and low noise, a well designed PCB layout is required. Follow these guidelines when designing PCBs:

- Keep the input bypass capacitor, CIN, close to the PVIN pin and the AVIN pin. Route each of these pins individually to the pad of this capacitor to minimize noise coupling between the power inputs, rather than connecting the two pins at the device. A separate capacitor can be used on the AVIN pin for the best noise performance.
- Keep the high current paths as short as possible. These paths include the connections between CIN, L1, D1, COUT, and GND and their connections to the ADP5073.
- Keep high current traces as short and wide as possible to minimize parasitic series inductance, which causes spiking and EMI.

- Avoid routing high impedance traces near any node connected to the SW pin or near Inductor L1 to prevent radiated switching noise injection.
- Place the feedback resistors as close to the FB pin as possible to prevent high frequency switching noise injection.
- Route a trace to RFT directly from the COUT pad for optimum output voltage sensing.
- Place the compensation components as close as possible to COMP. Do not share vias to the ground plane with the feedback resistors to avoid coupling high frequency noise into the sensitive COMP pin.
- Place the CVREF and CVREG capacitors as close to the VREG and VREF pins as possible. Ensure that short traces are used between VREF and RFB.




Figure 26. Suggested Layout for 18 mm × 14 mm, +12 V Input to −5 V Output Application (Dashed Line Is Connected on the Internal Layer of the PCB; Other Vias Connected to the Ground Plane; SS, EN, PWRGD, SLEW, and SYNC/FREQ Connections Not Shown for Clarity and Are Typically Connected on an Internal Layer)