

## FEATURES

### Reflective design

**Low insertion loss: 1.1 dB**

**High isolation: 38 dB**

### High input linearity

**P0.1dB: 37 dBm**

**IP3: 65 dBm**

### High RF input power handling

**28 dBm average**

**36 dBm peak**

### 3.3 V single-supply operation

**Internal negative voltage generator**

**RF settling time (0.1 dB final RF output): 70 ns**

**20-terminal, 3 mm × 3 mm, RoHS-compliant, land grid array package**

## APPLICATIONS

**Industrial scanner**

**Test instrumentation**

**Cellular infrastructure: 5G millimeter wave**

**Military radios, radars, electronic counter measures (ECMs)**

**Microwave radios and very small aperture terminals (VSATs)**

## GENERAL DESCRIPTION

The ADRF5300 is a reflective, SPDT switch manufactured in the silicon process.

The ADRF5300 is developed for 5G applications ranging from 24 GHz to 32 GHz. The ADRF5300 has a low insertion loss of 1.1 dB, a high isolation of 38 dB, and an RF input power handling capability of 28 dBm average and 36 dBm peak.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

207596-001

The ADRF5300 incorporates a negative voltage generator (NVG) to operate with a single positive supply of 3.3 V ( $V_{DD}$ ) applied to the VDD pin. The device employs CMOS- and low voltage transistor to transistor logic (LVTTL)-compatible controls.

The ADRF5300 is packaged in a **20-terminal, 3 mm × 3 mm, RoHS-compliant, land grid array (LGA) package** and can operate from  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ .

Rev. 0

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

**TABLE OF CONTENTS**

Features .....	1	Insertion Loss, Return Loss, and Isolation .....	6
Applications .....	1	Input Power Compression and Third-Order Intercept .....	7
Functional Block Diagram .....	1	Theory of Operation .....	8
General Description .....	1	RF Input and Output .....	8
Revision History .....	2	Power Supply .....	8
Specifications .....	3	Timing Requirements .....	8
Timing Specifications .....	3	Applications Information .....	9
Absolute Maximum Ratings .....	4	Layout Considerations .....	9
Thermal Resistance .....	4	RF and Digital Controls .....	9
Electrostatic Discharge (ESD) Ratings .....	4	Probe Matrix Board .....	9
ESD Caution .....	4	Outline Dimensions .....	11
Pin Configuration and Function Descriptions .....	5	Ordering Guide .....	11
Interface Schematics .....	5		
Typical Performance Characteristics .....	6		

**REVISION HISTORY**

9/2020—Revision 0: Initial Version

## SPECIFICATIONS

$V_{DD} = 3.3$  V, control voltage ( $V_{CTRL} = 0$  V or  $V_{DD}$ ),  $T_{CASE} = 25^{\circ}\text{C}$ , and a  $50\ \Omega$  system, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
FREQUENCY RANGE		24		32	GHz
INSERTION LOSS Between RFC and RF1 or RFC and RF2			1.1		dB
ISOLATION Between RFC and RF1 or RFC and RF2 Between RF1 and RF2			38 38		dB dB
RETURN LOSS RFC, RF1 (On) and RF2 (On)			22		dB
SWITCHING CHARACTERISTICS Rise Time ( $t_{RISE}$ ) and Fall Time ( $t_{FALL}$ ) On Time ( $t_{ON}$ ) and Off Time ( $t_{OFF}$ ) RF Settling Time 0.1 dB 0.05 dB	10% to 90% of RF output 50% $V_{CTRL}$ to 90% of RF output 50% $V_{CTRL}$ to 0.1 dB of final RF output 50% $V_{CTRL}$ to 0.05 dB of final RF output		25 60 70 80		ns ns ns ns
INPUT LINEARITY 0.1 dB Power Compression (P0.1dB) Input Third-Order Intercept (IP3) <sup>1</sup>	$f = 24$ GHz to 32 GHz Two-tone input power = 20 dBm per tone, $\Delta f = 1$ MHz		37 65		dBm dBm
SUPPLY CURRENT Positive Supply Current ( $I_{DD}$ )	$V_{DD}$ pin		450		$\mu\text{A}$
DIGITAL CONTROL INPUTS Input Voltage Low ( $V_{INL}$ ) High ( $V_{INH}$ ) Input Current Low ( $I_{INL}$ ) High ( $I_{INH}$ )	CTRL pin	0 1.2		0.8 3.3	V V $\mu\text{A}$ $\mu\text{A}$
RECOMMENDED OPERATING CONDITIONS $V_{DD}$ Digital $V_{CTRL}$ RF Input (RF <sub>IN</sub> ) Power <sup>2</sup>  Steady State Average Steady State Peak Hot Switching Average Hot Switching Peak  $T_{CASE}$	$f = 24$ GHz to 32 GHz, $T_{CASE} = 85^{\circ}\text{C}$ , input at RFC, RF1, or RF2	3.15 0		3.45 $V_{DD}$  28 36 28 36	V V  dBm dBm dBm dBm  $^{\circ}\text{C}$

<sup>1</sup> Performance is limited by the test setup.

<sup>2</sup> For  $105^{\circ}\text{C}$  operation, the power handling degrades from the  $T_{CASE} = 85^{\circ}\text{C}$  specification by 3 dB.

## TIMING SPECIFICATIONS

See Figure 14 for the timing diagram.

Table 2.

Parameter	Description	Min	Typ	Max	Unit
$t_{POWERUP}$ <sup>1</sup>	Minimum wait time after power-up	50			$\mu\text{s}$
$t_{HOLD}$	Minimum control switching time	40			$\mu\text{s}$
$t_{SLEW}$	Maximum control rise and fall time			10	$\mu\text{s}$

<sup>1</sup> A maximum of 10 dBm RF input power can be applied during the  $t_{POWERUP}$  wait time.

## ABSOLUTE MAXIMUM RATINGS

For the recommended operating conditions, see Table 1.

Table 3.

Parameter	Rating
Positive Supply Voltage	-0.3 V to +3.6 V
Digital Control Inputs	
Voltage	-0.3 V to $V_{DD} + 0.3$ V
Current	3 mA
RF Input Power ( $V_{DD} = 3.3$ V, $f = 24$ GHz to 32 GHz at $T_{CASE} = 85$ °C)	
Average	28.5 dBm
Peak	36.5 dBm
RF Input Power Under Unbiased Condition ( $V_{DD} = 0$ V)	
Average	28 dBm
Peak	36 dBm
Temperature	
Junction	135°C
Storage	-65°C to +150°C
Reflow	260°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is linked directly to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

$\theta_{JC}$  is the junction to case bottom (channel to package bottom) thermal resistance.

Table 4. Thermal Resistance

Package Type	$\theta_{JC}$	Unit
CC-20-9	385	°C/W

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field induced charged device model (FICDM) per ANSI/ESDA/JEDEC JS-002.

### ESD Ratings for ADRF5300

Table 5. ADRF5300, 20-Terminal LGA


ESD Model	Withstand Threshold (V)
HBM	
All Pins	±1000
Supply and Control Pins	±4000
FICDM	±1250

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



**NOTES**  
 1. EXPOSED PAD. THE EXPOSED PAD MUST BE CONNECTED TO THE RF AND DC GROUND OF THE PCB.

Figure 2. Pin Configuration (Top View)

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 2, 4 to 7, 9 to 11, 13, 15 to 17, 19, 20	GND	Ground. The GND pins must be connected to the RF and dc ground of the PCB.
3	RFC	RF Common Port. The RFC pin is dc-coupled to 0 V and ac matched to 50 Ω. No dc blocking capacitor is required when the RF line potential is equal to 0 V dc. See Figure 3 for the interface schematic.
8	RF1	RF Throw Port 1. The RF1 pin is dc-coupled to 0 V and ac matched to 50 Ω. No dc blocking capacitor is required when the RF line potential is equal to 0 V dc. See Figure 3 for the interface schematic.
12	VDD	Positive Supply Voltage Input. See Figure 5 for the interface schematic.
14	CTRL	Control Voltage Input. See Figure 4 for the interface schematic.
18	RF2	RF Throw Port 2. The RF2 pin is dc-coupled to 0 V and ac matched to 50 Ω. No dc blocking capacitor is required when the RF line potential is equal to 0 V dc. See Figure 3 for the interface schematic.
	EPAD	Exposed Pad. The exposed pad must be connected to the RF and dc ground of the PCB.

## INTERFACE SCHEMATICS




Figure 3. RFC, RF1, and RF2 Pins Interface Schematic




Figure 5. VDD Pin Interface Schematic




Figure 4. CTRL Pin Interface Schematic

# TYPICAL PERFORMANCE CHARACTERISTICS

## INSERTION LOSS, RETURN LOSS, AND ISOLATION

$V_{DD} = 3.3\text{ V}$ ,  $V_{CTRL} = 0\text{ V}$  or  $V_{DD}$ ,  $T_{CASE} = 25^\circ\text{C}$ , and a  $50\ \Omega$  system, unless otherwise noted. Measured on the probe matrix board using ground signal ground (GSG) probes close to the RFC, RF1, and RF2 pins.




Figure 6. Insertion Loss vs. Frequency




Figure 8. Insertion Loss vs. Frequency, RF1 Selected




Figure 7. Isolation vs. Frequency




Figure 9. Return Loss vs. Frequency

**INPUT POWER COMPRESSION AND THIRD-ORDER INTERCEPT**

$V_{DD} = 3.3\text{ V}$ ,  $V_{CTRL} = 0\text{ V}$  or  $V_{DD}$ ,  $T_{CASE} = 25^\circ\text{C}$ , and a  $50\ \Omega$  system, unless otherwise noted. All of the large signal performance parameters are measured on the [ADRF5300-EVALZ](#).




Figure 10. Input P0.1dB vs. Frequency, RF1 Selected




Figure 12. Input P0.1dB vs. Frequency, RF2 Selected




Figure 11. Input IP3 vs. Frequency, RF1 Selected




Figure 13. Input IP3 vs. Frequency, RF2 Selected

## THEORY OF OPERATION

The ADRF5300 incorporates a driver to perform logic functions internally and to provide the user with the advantage of a simplified positive voltage control interface. The driver features a single digital control input pin (CTRL) that controls the state of the RF paths. The logic level applied to the CTRL pin determines which RF port is in the insertion loss state and which port is in the isolation state (see Table 7).

### RF INPUT AND OUTPUT

All of the RF ports (RFC, RF1, and RF2) are dc-coupled to 0 V. When the RF line potential is equal to 0 V, no dc blocking capacitor is required at the RF ports.

The RF ports are internally matched to 50 Ω. Therefore, external matching networks are not required.

The ADRF5300 is bidirectional with equal power handling capabilities. An RF input signal (RF<sub>IN</sub>) can be applied to the RFC port, RF1 port, or RF2 port.

The insertion loss path conducts the RF signal between the selected RF throw port and the RF common port. The isolation path provides high loss between the insertion loss path and the unselected, reflective RF throw port.

### POWER SUPPLY

The ADRF5300 operates on a positive single supply and includes an NVG with ultralow spurious performance. Bypassing capacitors are recommended on the supply lines to filter high frequency noise.

The power-up sequence is as follows:

1. Connect GND to ground.
2. Power up the supply input, VDD.
3. Apply the digital control input, CTRL. Applying CTRL before applying the VDD supply inadvertently forward biases and damages the internal ESD protection structures. To avoid this damage, use a series 1 kΩ resistor to limit the current flowing into the CTRL pin. Pull the CTRL pin to VDD or GND using a resistor if the controller output is in a high impedance state after VDD is powered up and the CTRL pin is not driven to a valid logic state.
4. Apply the RF input signal.

The power-down sequence is the reverse order of the power-up sequence.

### TIMING REQUIREMENTS

There are timing requirements for the proper operation of the bias and control circuits. See Table 2 for the timing specifications. See Figure 14 for the timing requirements.

After VDD reaches the operating range,  $t_{POWERUP}$  defines the wait time before the recommended maximum RF power can be applied. During this time, a maximum of 10 dBm RF input power can be applied.

The minimum wait time before switching states is defined by  $t_{HOLD}$ .

The maximum rise and fall time of the CTRL pulse is defined by  $t_{SLEW}$ .




Figure 14. Timing Requirements

Table 7. Control Voltage Truth Table

Digital Control Input	RF Paths	
CTRL	RF1 to RFC	RF2 to RFC
High	Insertion loss (on)	Isolation (off)
Low	Isolation (off)	Insertion loss (on)



# APPLICATIONS INFORMATION

## LAYOUT CONSIDERATIONS

The design of the [ADRF5300-EVALZ](#) serves as a layout recommendation for the ADRF5300 application.

The ADRF5300-EVALZ is a 4-layer evaluation board. The outer copper (Cu) layers are 0.5 oz (0.7 mil) plated to 1.5 oz (2.2 mil) separated by dielectric materials. Figure 15 shows the ADRF5300-EVALZ stack up.

For additional information on application circuit design, see the ADRF5300-EVALZ user guide.




Figure 15. ADRF5300-EVALZ Stack Up

All RF and dc traces are routed on the top copper layer, whereas the inner and bottom layers are grounded planes that provide a solid ground for the RF transmission lines. The top dielectric material is 8 mil Rogers RO4003, offering optimal high frequency performance. The middle and bottom dielectric materials provide mechanical strength. The total board thickness is 62 mil, which allows 2.4 mm RF launchers to connect at the board edges.

## RF AND DIGITAL CONTROLS

The RF transmission lines are designed using a coplanar waveguide (CPWG) model, with a trace width of 14 mil and a ground clearance of 7 mil to have a characteristic impedance of 50 Ω. For optimal RF and thermal grounding, as many plated through vias as possible are arranged around transmission lines and under the exposed pad of the package.

The RF ports (RFC, RF1, and RF2) connect through 50 Ω transmission lines to the 2.4 mm RF launchers. On the VDD pin, a 100 pF bypass capacitor filters high frequency noise.

Figure 16 shows the simplified application circuit for the ADRF5300-EVALZ.




Figure 16. ADRF5300-EVALZ Simplified Application Circuit

## PROBE MATRIX BOARD

The probe matrix board is a 4-layer evaluation board. This board also uses an 8 mil Rogers RO4003 dielectric. The outer copper (Cu) layers are 0.5 oz (0.7 mil) plated to 1.5 oz (2.2 mil). The RF transmission lines were designed using a CPWG model with a width of 14 mil and a ground spacing of 7 mil to have a characteristic impedance of 50 Ω.




Figure 17. Probe Matrix Board Stack Up

Figure 17 shows the probe matrix board stack up, which is the same as the ADRF5300-EVALZ, but with a different layout that is designed to perform measurements using GSG probes at close proximity to the RFC, RF1, and RF2 pins. Probing reduces the reflections caused by mismatch arising from the connectors, cables, and board layout, which results in a more accurate measurement of the insertion loss and the return loss. Signal coupling between the RF probes limits the isolation measurement. Figure 18 shows the top view of the probe matrix board layout.




Figure 18. Probe Matrix Board, Top Layer

207860-119

The probe matrix board includes a through reflect line (TRL) calibration kit allowing board loss de-embedding. The actual board duplicates the same layout in matrix form, which allows multiple devices to assemble at once. Insertion loss and return loss measurements are made on the probe matrix board, whereas isolation measurements are made on the [ADRF5300-EVALZ](#).