ANALOG Low Power, Precision Analog Microcontroller
DEVICES with Dual Sigma-Delta ADCs, ARM Cortex-M3 with Dual Sigma-Delta ADCs, ARM Cortex-M3

Data Sheet **[ADuCM362](http://www.analog.com/ADuCM362?doc=ADuCM362-363.pdf)[/ADuCM363](http://www.analog.com/ADuCM363?doc=ADuCM362-363.pdf)**

FEATURES

Pin compatible with th[e ADuCM360](http://www.analog.com/ADuCM360?doc=ADuCM362-363.pdf)[/ADuCM361](http://www.analog.com/ADuCM361?doc=ADuCM362-363.pdf) Analog input/output Dual 24-bit ADCs [\(ADuCM362\)](http://www.analog.com/ADuCM362?doc=ADuCM362-363.pdf) Single 24-bit ADC [\(ADuCM363\)](http://www.analog.com/ADuCM363?doc=ADuCM362-363.pdf) Programmable ADC output rate (3.5 Hz to 3.906 kHz) Simultaneous 50 Hz/60 Hz noise rejection At 50 SPS continuous conversion mode At 16.67 SPS single conversion mode Flexible input mux for input channel selection to both ADCs Two 24-bit multichannel ADCs (ADC0 and ADC1) 6 differential or 12 single-ended input channels 4 internal channels for monitoring DAC, temperature sensor, IOVDD/4, and AVDD/4 (ADC1 only) Programmable gain (1 to 128) Gain of 1 with input buffer on/off supported RMS noise: 52 nV at 3.53 Hz, 200 nV at 50 Hz Programmable sensor excitation current sources On-chip precision voltage reference Two external reference options supported by both ADCs Single 12-bit voltage output DAC NPN mode for 4 mA to 20 mA loop applications Microcontroller ARM Cortex-M3 32-bit processor Serial wire download and debug Internal watch crystal for wake-up timer 16 MHz oscillator with 8-way programmable divider Memory Up to 256 kB Flash/EE memory, 24 kB SRAM In-circuit debug/download via serial wire and UART

Power supply range: 1.8 V to 3.6 V (maximum) Power consumption, MCU active mode Core consumes 290 μA/MHz Overall system current consumption of 1.0 mA with core operating at 500 kHz (both ADCs on, input buffers off, PGA gain of 4, one SPI port on, and all timers on) Power consumption, power-down mode: 4 μA (wake-up timer active) On-chip peripherals 2× UART, I2C, and 2 × SPI serial input/output (I/O) 16-bit pulse-width modulation (PWM) controller 19-pin multifunction GPIO port 2 general-purpose timers Wake-up timer/watchdog timer Multichannel DMA and interrupt controller DMA support for both SPI channels Package and temperature range 48-lead, 7 mm × 7 mm LFCSP Specified for −40°C to +125°C operation Development tools Low cost QuickStart Development System Third-party compiler and emulator tool support Multiple diagnostic functions that support SIL certification APPLICATIONS

Industrial automation and process control Intelligent precision sensing systems 4 mA to 20 mA loop-powered smart sensor systems Medical devices, patient monitoring

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

10/2016—Revision 0: Initial Version

GENERAL DESCRIPTION

The [ADuCM362](http://www.analog.com/ADuCM362?doc=ADuCM362-363.pdf)[/ADuCM363 a](http://www.analog.com/ADuCM363?doc=ADuCM362-363.pdf)re fully integrated, 3.9 kSPS, 24-bit data acquisition systems that incorporate dual, high performance, multichannel sigma-delta (Σ-Δ) analog-to-digital converters (ADCs), a 32-bit ARM Cortex™-M3 processor, and Flash/EE memory on a single chip. The [ADuCM362/](http://www.analog.com/ADuCM362?doc=ADuCM362-363.pdf) [ADuCM363](http://www.analog.com/ADuCM363?doc=ADuCM362-363.pdf) are designed for direct interfacing to external precision sensors in both wired and battery-powered applications. The [ADuCM363](http://www.analog.com/ADuCM363?doc=ADuCM362-363.pdf) contains all the features of th[e ADuCM362,](http://www.analog.com/ADuCM362?doc=ADuCM362-363.pdf) except that only one 24-bit Σ - Δ ADC (ADC1) is available.

The [ADuCM362](http://www.analog.com/ADuCM362?doc=ADuCM362-363.pdf)[/ADuCM363 c](http://www.analog.com/ADuCM363?doc=ADuCM362-363.pdf)ontain an on-chip 32 kHz oscillator and an internal 16 MHz high frequency oscillator. The high frequency oscillator is routed through a programmable clock divider from which the operating frequency of the processor core clock is generated. The maximum core clock speed is 16 MHz; this speed is not limited by operating voltage or temperature.

The microcontroller core is a low power ARM Cortex-M3 processor, a 32-bit RISC machine that offers up to 20 MIPS peak performance. The Cortex-M3 processor incorporates a flexible, 11-channel DMA controller that supports all wired communication peripherals (both SPIs, both UARTs, and I²C). Also integrated on chip are up to 256 kB of nonvolatile Flash/EE memory and 24 kB of SRAM.

The analog subsystem consists of dual ADCs, each connected to a flexible input mux. Both ADCs can operate in fully differential and single-ended modes. Other on-chip ADC features include dual programmable excitation current sources, diagnostic current sources, and a bias voltage generator of AVDD_REG/2 (900 mV) to set the common-mode voltage of an input channel. A low-side internal ground switch is provided to allow power-down of an external circuit (for example, a bridge circuit) between conversions. Optional input buffers are provided for the analog inputs and the external reference inputs. These buffers can be enabled for all PGA gain settings.

The ADCs contain two parallel filters: a sinc3 or sinc4 filter in parallel with a sinc2 filter. The sinc3 or sinc4 filter is used for precision measurements. The sinc2 filter is used for fast measurements and for the detection of step changes in the input signal.

The devices contain a low noise, low drift internal band gap reference, but they can be configured to accept one or two external reference sources in ratiometric measurement configurations. An option to buffer the external reference inputs is provided on chip. A single-channel buffered voltage output DAC is also provided on chip.

The [ADuCM362](http://www.analog.com/ADuCM362?doc=ADuCM362-363.pdf)[/ADuCM363 i](http://www.analog.com/ADuCM363?doc=ADuCM362-363.pdf)ntegrate a range of on-chip peripherals, which can be configured under microcontroller software control as required in the application. The peripherals include two UARTs, I2 C, and dual SPI serial I/O communication controllers; a 19-pin GPIO port; two general-purpose timers; a wake-up timer; and a system watchdog timer. A 16-bit PWM controller with six output channels is also provided.

Th[e ADuCM362/](http://www.analog.com/ADuCM362?doc=ADuCM362-363.pdf)[ADuCM363 a](http://www.analog.com/ADuCM363?doc=ADuCM362-363.pdf)re specifically designed to operate in battery-powered applications where low power operation is critical. The microcontroller core can be configured in a normal operating mode that consumes 290 μA/MHz (including flash/ SRAM I_{DD}). An overall system current consumption of 1 mA can be achieved with both ADCs on (input buffers off), PGA gain of 4, one SPI port on, and all timers on.

The [ADuCM362](http://www.analog.com/ADuCM362?doc=ADuCM362-363.pdf)[/ADuCM363 c](http://www.analog.com/ADuCM363?doc=ADuCM362-363.pdf)an be configured in a number of low power operating modes under direct program control, including a hibernate mode (internal wake-up timer active) that consumes only 4 μA. In hibernate mode, peripherals, such as external interrupts or the internal wake-up timer, can wake up the devices. This mode allows the devices to operate with ultralow power while still responding to asynchronous external or periodic events.

On-chip factory firmware supports in-circuit serial download via a serial wire interface (2-pin JTAG system) and UART; nonintrusive emulation is also supported via the serial wire interface. These features are incorporated into a low cost QuickStart™ Development System that supports this precision analog microcontroller family.

The devices operate from an external 1.8 V to 3.6 V voltage supply and are specified over an industrial temperature range of −40°C to +125°C.

14919-001

14919-001

FUNCTIONAL BLOCK DIAGRAMS

Figure 1[. ADuCM362 F](http://www.analog.com/ADuCM362?doc=ADuCM362-363.pdf)unctional Block Diagram

Data Sheet **ADuCM362/ADuCM363**

Figure 2[. ADuCM363 F](http://www.analog.com/ADuCM363?doc=ADuCM362-363.pdf)unctional Block Diagram

SPECIFICATIONS

 \overline{a}

MICROCONTROLLER ELECTRICAL SPECIFICATIONS

AVDD/IOVDD = 1.8 V to 3.6 V, internal 1.2 V reference, f_{CORE} = 16 MHz, all specifications at T_A = -40°C to +125°C, unless otherwise noted.

Data Sheet **ADuCM362/ADuCM363**

Data Sheet **ADuCM362/ADuCM363**

¹ These numbers are not production tested, but are guaranteed by design and/or characterization data at production release.
² Tested at gain = 4 after initial offset calibration

² Tested at gain = 4 after initial offset calibration.

³ Measured with an internal short. A system zero-scale calibration removes this error.

⁴ A recalibration at any temperature removes these errors.
⁵ The long term stability specification is noncumulative. Th

⁵ The long term stability specification is noncumulative. The drift in subsequent 1000 hour periods is significantly lower than in the first 1000 hour period.

These numbers do not include internal reference temperature drift.

 7 Factory calibrated at gain = 1.

⁸ System calibration at a specific gain removes the error at this gain.
⁹ Input current is measured with one ADC measuring a channel. If ho

⁹ Input current is measured with one ADC measuring a channel. If both ADCs measure the same input channel, the input current increases (approximately doubles).
¹⁰ Measured using the box method.
¹¹ Reference DAC line

¹² Measured using a low-pass filter with R = 1 k Ω , C = 100 nF.
¹³ Endurance is qualified to 10,000 cycles as per JEDEC Standard 22, Method A117, and is measured at -40°C, +25°C, and +125°C. Typical endurance at 25°

common-mode voltage.
¹⁶ Typical additional supply current consumed during Flash/EE memory program and erase cycles is 7 mA.

¹⁷ Total l_{DD} for ADC includes figures for PGA ≥ 32, input buffers, digital interface, and the Σ-Δ modulator.

RMS NOISE RESOLUTION OF ADC0 AND ADC1

Internal Reference (1.2 V)

[Table 2](#page-10-1) through [Table 5](#page-11-0) provide rms noise specifications for ADC0 and ADC1 using the internal reference (1.2 V). [Table 2](#page-10-1) an[d Table 3 l](#page-10-2)ist the rms noise for both ADCs with various gain and output update rate values. [Table 4](#page-11-1) an[d Table 5 l](#page-11-0)ist the typical output rms noise effective number of bits (ENOB) in normal mode for both ADCs with various gain and output update rate values. (Peak-to-peak ENOB is shown in parentheses.)

			RMS Noise (µV)				
Update Rate (Hz)	Chop/Sinc	ADCFLT Register Value	Gain = $1, \pm V_{REF}$ $ADCMDE =$ 0x01	$Gain = 2$, $±500$ mV, $ADCMDE =$ 0x11	$Gain = 4$ $±250$ mV. $ADCMDE =$ 0x21	$Gain = 8$ $±125$ mV, $ADCMDE =$ 0x31	$Gain = 16$, ± 62.5 mV, $ADCMDE =$ 0x41
3.53	On/sinc3	0x8E7C	1.05	0.45	0.23	0.135	0.072
30	Off/sinc3	0x007E	2.1	1.37	0.63	0.37	0.22
50	Off/sinc3	0x007D	3.7	1.6	0.83	0.47	0.29
100	Off/sinc3	0x004D	5.45	2.41	1.13	0.63	0.38
488	Off/sinc4	0x100F	10	4.7	2.2	1.3	0.79
976	Off/sinc4	0x1007	13.5	6.5	3.3	1.7	1.1
1953	Off/sinc4	0x1003	19.3	10	4.7	2.6	1.55
3906	Off/sinc4	0x1001	67.0	36	16.6	8.8	4.9

Table 2. RMS Noise vs. Gain and Output Update Rate, Internal Reference (1.2 V), Gain = 1, 2, 4, 8, and 16

¹ ADCxMDE = 0x49 sets the PGA for a gain of 16 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x51 sets the PGA for a gain of 32 with the modulator gain off. ADCxMDE = 0x49 has slightly higher noise but supports a wider input range. ² If AVDD < 2.0 V and ADCxMDE = 0x51, the input range is \pm 17.5 mV.

³ ADCxMDE = 0x59 sets the PGA for a gain of 32 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x61 sets the PGA for a gain of 64 with the modulator gain off. ADCxMDE = 0x59 has slightly higher noise but supports a wider input range. 4 If AVDD < 2.0 V and ADCxMDE = 0x61, the input range is \pm 8.715 mV.

 5 ADCxMDE = 0x69 sets the PGA for a gain of 64 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x71 sets the PGA for a gain of 128 with the modulator gain off. ADCxMDE = 0x69 has slightly higher noise but supports a wider input range. 6 If AVDD < 2.0 V and ADCxMDE = 0x71, the input range is ± 3.828 mV.

Table 4. Typical Output RMS Noise ENOB in Normal Mode, Internal Reference (1.2 V), Gain = 1, 2, 4, 8, and 16

¹ RMS bits are calculated as follows: log₂ ((2 × Input Range)/RMS Noise); peak-to-peak (p-p) bits are calculated as follows: log₂ ((2 × Input Range)/(6.6 × RMS Noise)).

¹ RMS bits are calculated as follows: log₂ ((2 × Input Range)/RMS Noise); peak-to-peak (p-p) bits are calculated as follows: log₂ ((2 × Input Range)/(6.6 × RMS Noise)).

External Reference (2.5 V)

[Table 6](#page-12-1) through [Table 9](#page-13-0) provide rms noise specifications for ADC0 and ADC1 using the external reference (2.5 V). [Table 6 a](#page-12-1)n[d Table 7 l](#page-12-0)ist the rms noise for both ADCs with various gain and output update rate values. [Table 8](#page-13-1) an[d Table 9 l](#page-13-0)ist the typical output rms noise effective ENOB in normal mode for both ADCs with various gain and output update rate values. (Peak-to-peak ENOB is shown in parentheses.)

Table 7. RMS Noise vs. Gain and Output Update Rate, External Reference (2.5 V), Gain = 32, 64, and 128

¹ ADCxMDE = 0x49 sets the PGA for a gain of 16 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x51 sets the PGA for a gain of 32 with the modulator gain off. ADCxMDE = 0x49 has slightly higher noise but supports a wider input range. ² If AVDD < 2.0 V and ADCxMDE = 0x51, the input range is \pm 17.5 mV.

³ ADCxMDE = 0x59 sets the PGA for a gain of 32 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x61 sets the PGA for a gain of 64 with the modulator gain off. ADCxMDE = 0x59 has slightly higher noise but supports a wider input range. 4 If AVDD < 2.0 V and ADCxMDE = 0x61, the input range is \pm 8.715 mV.

⁵ ADCxMDE = 0x69 sets the PGA for a gain of 64 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the

modulator. ADCxMDE = 0x71 sets the PGA for a gain of 128 with the modulator gain off. ADCxMDE = 0x69 has slightly higher noise but supports a wider input range. 6 If AVDD < 2.0 V and ADCxMDE = 0x71, the input range is \pm 3.828 mV.

Table 8. Typical Output RMS Noise ENOB in Normal Mode, External Reference (2.5 V), Gain = 1, 2, 4, 8, and 16

¹ RMS bits are calculated as follows: log₂ ((2 × Input Range)/RMS Noise); peak-to-peak (p-p) bits are calculated as follows: log₂ ((2 × Input Range)/(6.6 × RMS Noise)).

¹ RMS bits are calculated as follows: log₂ ((2 × Input Range)/RMS Noise); peak-to-peak (p-p) bits are calculated as follows: log2 ((2 × Input Range)/(6.6 × RMS Noise)).

I 2 C TIMING SPECIFICATIONS

The capacitive load for each I²C bus line (C_B) is 400 pF maximum as per the I²C bus specifications. I²C timing is guaranteed by design, but is not production tested.

Table 10. I2 C Timing in Fast Mode (400 kHz)

Table 11. I2 C Timing in Standard Mode (100 kHz)

Figure 3. PC-Compatible Interface Timing

14919-004

14919-004

SPI TIMING SPECIFICATIONS

Table 12. SPI Master Mode Timing

 1 t_{UCLK} = 62.5 ns. It corresponds to the internal 16 MHz clock before the clock divider.

Figure 4. SPI Master Mode Timing (Phase Mode = 1)

Figure 5. SPI Master Mode Timing (Phase Mode = 0)

Data Sheet **ADuCM362/ADuCM363**

Table 13. SPI Slave Mode Timing

 1 t_{UCLK} = 62.5 ns. It corresponds to the internal 16 MHz clock before the clock divider.

Figure 7. SPI Slave Mode Timing (Phase Mode = 0)

ABSOLUTE MAXIMUM RATINGS

Table 14.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

Table 15. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 8. Pin Configuration

Table 16. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 9. Input Current vs. Common-Mode Voltage (V $_{CM}$), Gain = 4, ADC Input = 250 mV, AVDD = 3.6 V, T_A = 25°C, V_{CM} = ((AIN+) + (AIN-))/2

Figure 10. Input Current vs. Common-Mode Voltage (V $_{CM}$), Gain = 128, ADC Input = 7.8125 mV, AVDD = 3.6 V, T_A = 25°C, V_{CM} = ((AIN+) + (AIN−))/2

Figure 11. ADC Codes (Decimal Values) vs. Die Temperature

Figure 12. VBIASx Output Settling Time vs. Load Capacitance, $T_A = 25^{\circ}C$, $IOVDD$ and $AVDD = 3.3 V$

Figure 13. Digital Input Pin Pull-Up Resistance Value vs. Voltage Applied to Digital Pin, $T_A = 25^{\circ}$ C, IOVDD = 3.4 V

Figure 14. Digital Input Pin Pull-Up Resistance Value vs. Voltage Applied to Digital Pin, $T_A = 25^{\circ}$ C, IOVDD = 1.8 V

TYPICAL SYSTEM CONFIGURATION

[Figure 15 s](#page-22-1)hows a typica[l ADuCM362/](http://www.analog.com/ADuCM362?doc=ADuCM362-363.pdf)[ADuCM363 c](http://www.analog.com/ADuCM363?doc=ADuCM362-363.pdf)onfiguration. This figure illustrates some of the hardware considerations. The bottom of the LFCSP package has an exposed pad that must be soldered to a metal plate on the PCB for mechanical reasons and to DGND. The metal plate of the PCB can be connected to

ground. Place the 0.47 μF capacitor on the AVDD_REG and DVDD_REG pins as close to the pins as possible. In noisy environments, an additional 1 nF capacitor can be added to IOVDD and AVDD.

Figure 15. Typical System Configuration