<span id="page-0-0"></span>

# **[ADuM340E/](http://www.analog.com//ADuM340E.html)[ADuM341E/](http://www.analog.com//ADuM341E.html)[ADuM342E](http://www.analog.com//ADuM342E.html)**

### **FEATURES**

- ► High common-mode transient immunity: 180 kV/µs typical
- ► High robustness to radiated and conducted noise
- ► Low propagation delay
	- $\triangleright$  6.2 ns typical (10 ns maximum) for 5 V operation
- ► Low dynamic power consumption, <1.65 mA/ch at 1 Mbps
- ► 2.25 V to 5.5 V level translation
- ► 150 Mbps maximum guaranteed data rate for 5 V operation
- ► High temperature operation: 125°C
- ► [Safety and regulatory approvals](http://www.analog.com/icouplersafety)
	- ► UL recognition: 5700 V rms for 1 minute per UL 1577
	- ► VDE certificate of conformity (pending)
		- ► DIN V VDE V 0884-11 (VDE V 0884-11):2017-01
		- $\triangleright$  V<sub>IORM</sub> = 1173 V peak
		- ► 10,000 V peak reinforced surge isolation voltage
	- ► CSA certification per IEC 62368-1 and IEC 61010-1 (pending)
	- ► TÜV Süd certification per EN 62368-1 (pending)
	- ► CQC certification per GB4943.1-2022 (pending)
- ► ±8 kV IEC 61000-4-2 ESD protection across isolation barrier
- ► ±5 kV HBM ESD protection on input/output pins
- ► Fail-safe high (E1) or low (E0) options
- ► [16-lead, RoHS compliant, SOIC package](#page-23-0)
- $\blacktriangleright$  Backward compatibility with
- ► [ADuM1400](https://www.analog.com/adum1400)[/ADuM1401/](https://www.analog.com/adum1401)[ADuM1402](https://www.analog.com/adum1402)
- ► [ADuM2400](https://www.analog.com/adum2400)[/ADuM2401/](https://www.analog.com/adum2401)[ADuM2402](https://www.analog.com/adum2402)
- ► [ADuM140E](https://www.analog.com/adum140E)[/ADuM141E](https://www.analog.com/adum141E)/[ADuM142E](https://www.analog.com/adum142E)
- ► [ADuM240E](https://www.analog.com/adum240E)[/ADuM241E](https://www.analog.com/adum241E)/[ADuM242E](https://www.analog.com/adum242E)
- ► AEC-Q100 qualified for automotive applications

### **APPLICATIONS**

- ► Serial peripheral interface (SPI) data converter isolation
- ► RS-485 and controller area network with flexible data rate (CAN FD) industrial field bus isolation
- ► PWM controller signal isolation
- ► General-purpose multichannel isolation

# 5.7 kV rms Quad Digital Isolators

### **GENERAL DESCRIPTION**

The ADuM340E/ADuM341E/ADuM342E<sup>1</sup> are quad-channel digital isolators based on Analog Devices, Inc., *i*Coupler® technology. Combining high speed, complementary metal-oxide semiconductor (CMOS) and back-to-back monolithic air core transformer technology, these isolation components provide outstanding performance characteristics and meet CISPR 32/EN 55032 Class B limits at 5 Mbps. The maximum propagation delay is 10 ns with a pulse width distortion of less than 3 ns at 5 V operation. Channel matching is tight at 3.0 ns maximum.

The ADuM340E/ADuM341E/ADuM342E data channels are independent and are available in a variety of configurations with a withstand voltage rating of 5.7 kV rms (see [Figure 26](#page-23-0)). The devices operate with the supply voltage on either side ranging from 2.25 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier.

Two different fail-safe options are available, by which the outputs transition to a predetermined state when the input power supply is not applied.

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

**Rev. 0**

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**



### **REVISION HISTORY**

**1/2023—Revision 0: Initial Version**



### <span id="page-2-0"></span>**FUNCTIONAL BLOCK DIAGRAMS**





# <span id="page-3-0"></span>**ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 5 V. Minimum/maximum specifications apply over the entire recommended operation range of 4.5 V ≤ V<sub>DD1</sub> ≤ 5.5 V, 4.5 V ≤ V<sub>DD2</sub> ≤ 5.5 V, and −40°C ≤ T<sub>A</sub> ≤ +125°C, unless otherwise noted. Switching specifications are tested with  $\rm C_L$  = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty-cycle signals.

#### *Table 1. Electrical Characteristics*



### <span id="page-4-0"></span>*Table 1. Electrical Characteristics (Continued)*



<sup>1</sup> Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

<sup>2</sup> This specification is measured over a population of  $\sim$ 100,000 edges.

<sup>3</sup> Peak-to-peak jitter specifications include jitter due to PWD.

<sup>4</sup> This specification is measured over a population of  $\sim$ 300,000 edges.

<sup>5</sup> Using the following formula:  $t_{\text{JIT(T,J)}} = 14 \times t_{\text{JIT(R,J)}} + t_{\text{JIT(D,J)}}$ .

 $6$  I<sub>Ox</sub> is the Channel x output current, where x = A, B, C, or D.

 $7 \,$  V<sub>IxH</sub> is the input side logic high.

 $8$  V<sub>IxL</sub> is the input side logic low.

 $9$  V<sub>I</sub> is the voltage input.

<sup>10</sup> E0 refers to the ADuM340E0/ADuM341E0/ADuM342E0 models, and E1 refers to the ADuM340E1/ADuM341E1/ADuM342E1 models. See the [Ordering Guide](#page-23-0) section.

<sup>11</sup> Guaranteed by design and not subject to production test.

<sup>12</sup> |CM<sub>H</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V<sub>O</sub>) > 0.8 V<sub>DDx</sub>. |CM<sub>L</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.



#### *Table 2. Total Supply Current vs. Data Throughput*





### <span id="page-6-0"></span>**ELECTRICAL CHARACTERISTICS—3.3 V OPERATION**

All typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 3.3 V. Minimum/maximum specifications apply over the entire recommended operation range: 3.0 V ≤ V<sub>DD1</sub> ≤ 3.6 V, 3.0 V ≤ V<sub>DD2</sub> ≤ 3.6 V, and −40°C ≤ T<sub>A</sub> ≤ +125°C, unless otherwise noted. Switching specifications are tested with  $\rm C_L$  = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty-cycle signals.

#### *Table 3. Electrical Characteristics*



#### <span id="page-7-0"></span>*Table 3. Electrical Characteristics (Continued)*



<sup>1</sup> Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

<sup>2</sup> This specification is measured over a population of  $\sim$ 100,000 edges.

<sup>3</sup> Peak-to-peak jitter specifications include jitter due to PWD.

<sup>4</sup> This specification is measured over a population of  $\sim$ 300,000 edges.

<sup>5</sup> Using the following formula:  $t_{JIT(TJ)} = 14 \times t_{JIT(RJ)} + t_{JIT(DJ)}$ .

 $6$  I<sub>Ox</sub> is the Channel x output current, where x = A, B, C, or D.

 $7$  V<sub>IxH</sub> is the input side logic high.

 $8$  V<sub>IxL</sub> is the input side logic low.

 $9$  V<sub>I</sub> is the voltage input.

<sup>10</sup> E0 refers to ADuM340E0/ADuM341E0/ADuM342E0 models, and E1 refers to ADuM340E1/ADuM341E1/ADuM342E1 models. See the [Ordering Guide](#page-23-0) section.

<sup>11</sup> Guaranteed by design and not subject to production test.

<sup>12</sup> |CM<sub>H</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V<sub>O</sub>) > 0.8 V<sub>DDx</sub>. |CM<sub>L</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.



#### *Table 4. Total Supply Current vs. Data Throughput*





### <span id="page-9-0"></span>**ELECTRICAL CHARACTERISTICS—2.5 V OPERATION**

All typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 2.5 V. Minimum/maximum specifications apply over the entire recommended operation range: 2.25 V ≤ V<sub>DD1</sub> ≤ 2.75 V, 2.25 V ≤ V<sub>DD2</sub> ≤ 2.75 V, −40°C ≤ T<sub>A</sub> ≤ +125°C, unless otherwise noted. Switching specifications are tested with  $C_L$  = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty-cycle signals.

#### *Table 5. Electrical Characteristics*



#### <span id="page-10-0"></span>*Table 5. Electrical Characteristics (Continued)*



<sup>1</sup> Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

<sup>2</sup> This specification is measured over a population of  $\sim$ 100,000 edges.

<sup>3</sup> Peak-to-peak jitter specifications include jitter due to PWD.

<sup>4</sup> This specification is measured over a population of  $\sim$ 300,000 edges.

<sup>5</sup> Using the following formula:  $t_{JIT(TJ)} = 14 \times t_{JIT(RJ)} + t_{JIT(DJ)}$ .

 $6$  I<sub>Ox</sub> is the Channel x output current, where x = A, B, C, or D.

 $7$  V<sub>IxH</sub> is the input side logic high.

 $8$  V<sub>IxL</sub> is the input side logic low.

 $9$  V<sub>I</sub> is the voltage input.

<sup>10</sup> E0 refers to ADuM340E0/ADuM341E0/ADuM342E0 models, and E1 refers to ADuM340E1/ADuM341E1/ADuM342E1 models. See the [Ordering Guide](#page-23-0) section.

<sup>11</sup> Guaranteed by design and not subject to production test.

<sup>12</sup> |CM<sub>H</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V<sub>O</sub>) > 0.8 V<sub>DDx</sub>. |CM<sub>L</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.



### *Table 6. Total Supply Current vs. Data Throughput*

<span id="page-11-0"></span>



# **INSULATION AND SAFETY RELATED SPECIFICATIONS**

For additional information, see [www.analog.com/icouplersafety.](http://www.analog.com/icouplersafety)

### *Table 7. RW-16 Wide-Body [SOIC\_W] Package*



# **PACKAGE CHARACTERISTICS**

### *Table 8. RW-16 Wide-Body [SOIC\_W] Package*



<sup>1</sup> The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

 $2$  Input capacitance is from any input data pin to the respective ground.

# <span id="page-12-0"></span>**REGULATORY INFORMATION**

See [Table 13](#page-14-0) for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels. Certifications available at [Safety and Regulatory Certification for Digital Isolation.](http://www.analog.com/icouplersafety)



In accordance with UL 1577, each product is proof tested by applying an insulation test voltage ≥6840 V rms for 1 sec.

 $^2$  In accordance with DIN V VDE V 0884-11, each product is proof tested by applying an insulation test voltage ≥ 2199 V peak for 1 sec (partial discharge detection limit = 5 pC).

<sup>3</sup> Working voltages are quoted for Pollution Degree 2, Material Group III.

# **DIN V VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS (PENDING)**

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data. The asterisk (\*) marking on packages denotes DIN V VDE V 0884-11 approval (pending).

#### *Table 10. DIN V VDE V 0884-11 (VDE V 0884-11) Insulation Characteristics (Pending)*



#### <span id="page-13-0"></span>*Table 10. DIN V VDE V 0884-11 (VDE V 0884-11) Insulation Characteristics (Pending) (Continued)*





*Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-11*

### **RECOMMENDED OPERATING CONDITIONS**

#### *Table 11. Recommended Operating Conditions*



# <span id="page-14-0"></span>**ABSOLUTE MAXIMUM RATINGS**

### $T_A$  = 25°C, unless otherwise noted.

#### *Table 12. Absolute Maximum Ratings*



 $1$  V<sub>DDI</sub> is the input side supply voltage.

- $2$  V<sub>DDO</sub> is the output side supply voltage.
- <sup>3</sup> See [Figure 4](#page-13-0) for the maximum rated current values for various ambient temperatures.
- <sup>4</sup> Refers to the common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latchup or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### *Table 13. Maximum Continuous Working Voltage, RW-16 Wide-Body [SOIC\_W] Package*



#### *Table 13. Maximum Continuous Working Voltage, RW-16 Wide-Body [SOIC\_W] Package (Continued)*



 $1$  Maximum continuous working voltage refers to the continuous voltage magnitude imposed across the isolation barrier in a Pollution Degree 2 environment. See the [Insulation Lifetime](#page-21-0) section for more details.

# **ELECTROSTATIC DISCHARGE (ESD) RATINGS**

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

International Electrotechnical Commission (IEC) electromagnetic compatibility: Part 4-2 (IEC) per IEC 61000-4-2.

### **ESD Ratings for ADuM340E/ADuM341E/ ADuM342E**

#### *Table 14. ADuM340E/ADuM341E/ADuM342E, 16-Lead SOIC\_W*



<sup>1</sup> With respect to local  $V_{DDx}$  and GND<sub>x</sub> pins.

<sup>2</sup> Across the isolation barrier between GND<sub>1</sub> and GND<sub>2</sub>.

### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device**. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-15-0"></span>**PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**



*Figure 5. ADuM340E Pin Configuration*







*Figure 6. ADuM341E Pin Configuration*

#### *Table 16. ADuM341E Pin Function Descriptions*



### **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**

### *Table 16. ADuM341E Pin Function Descriptions (Continued)*



### *Figure 7. ADuM342E Pin Configuration*



### *Table 17. ADuM342E Pin Function Descriptions*

### <span id="page-17-0"></span>**TYPICAL PERFORMANCE CHARACTERISTICS**



*Figure 8. ADuM340E I<sub>DD1</sub> Supply Current vs. Data Rate at Various Voltages* 



*Figure 9. ADuM340E I<sub>DD2</sub> Supply Current vs. Data Rate at Various Voltages* 



*Figure 10. ADuM341E I<sub>DD1</sub> Supply Current vs. Data Rate at Various Voltages* 



*Figure 11. ADuM341E*  $I_{DD2}$  *Supply Current vs. Data Rate at Various Voltages* 



*Figure 12. ADuM342E I<sub>DD1</sub> Supply Current vs. Data Rate at Various Voltages* 



*Figure 13. ADuM342E I<sub>DD2</sub> Supply Current vs. Data Rate at Various Voltages* 

# **TYPICAL PERFORMANCE CHARACTERISTICS**



*Figure 14. Propagation Delay, tPLH, tPHL vs. Temperature at Various Voltages Figure 15. Pulse Width Distortion, tPWD vs. Temperature at Various Voltages*



### <span id="page-19-0"></span>**THEORY OF OPERATION**

The ADuM340E/ADuM341E/ADuM342E use a high frequency carrier to transmit data across the isolation barrier via *i*Coupler chip scale transformer coils separated by layers of polyimide isolation. Using an on/off keying (OOK) technique and the differential architecture shown in Figure 16 and Figure 17, the ADuM340E/ADuM341E/ADuM342E have very low propagation delay and high speed.

There is no interdependency between the  $V_{DD1}$  and  $V_{DD2}$  supplies. They can simultaneously operate at any voltage within their specified operating ranges and can sequence in any order. This feature enables the isolator to perform voltage translation of 2.5 V, 3.3 V, and 5 V logic. The architecture is designed for high common-mode transient (CMTI) immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other techniques.

Figure 16 illustrates the waveforms for models of the ADuM340E/ADuM341E/ADuM342E that have the condition of the fail-safe output state equal to low, where the carrier waveform is off when the input state is low. If the input side is off or not operating, the low fail-safe output state (ADuM340E0/ ADuM341E0/ ADuM342E0) sets the output to low. For the ADuM340E/ADuM341E/ADuM342E that have a high fail-safe output state, Figure 17 illustrates the conditions where the carrier waveform is off when the input state is high. When the input side is off or not operating, the high fail-safe output state (ADuM340E1/ ADuM341E1/ ADuM342E1) sets the output to high. See [Figure 26](#page-23-0) for the model numbers that have the fail-safe output state of low or the fail-safe output state of high.



*Figure 16. Operational Block Diagram of a Single Channel with a Low Fail-Safe Output State*



*Figure 17. Operational Block Diagram of a Single Channel with a High Fail-Safe Output State*

# <span id="page-20-0"></span>**THEORY OF OPERATION**

### **TRUTH TABLE**

#### *Table 18. ADuM340E/ADuM341E/ADuM342E Truth Table (Positive Logic)*



 $^1\;$  L means low, H means high, X means don't care, NC means not connected, and Z means high impedance within one diode drop of GND $_\text{x}$ .

<sup>2</sup> V<sub>Ix</sub> and V<sub>Ox</sub> refer to the input and output signals of a given channel (A, B, C, or D). V<sub>Ex</sub> refers to the output enable signal on the same side as the V<sub>Ox</sub> outputs. V<sub>DDI</sub> and  $V<sub>DDO</sub>$  refer to the supply voltages on the input and output sides of the given channel, respectively.

<sup>3</sup> E0 refers to ADuM340E0/ADuM341E0/ADuM342E0 models, and E1 refers to ADuM340E1/ADuM341E1/ADuM342E1 models. See the [Ordering Guide](#page-23-0) section.

 $^4$  Input pins (V<sub>Ix</sub>, V<sub>Ex</sub>) on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circuitry.

### **I/O Schematics**



*Figure 18. VIA, VIB, VIC, VID Input Schematics*



*Figure 19. VE1, VE2 Input Schematics*



*Figure 20. VOA, VOB, VOC, VOD Output Schematics*

### <span id="page-21-0"></span>**APPLICATIONS INFORMATION**

### **PCB LAYOUT**

The ADuM340E/ADuM341E/ADuM342E digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 21). Bypass capacitors are to be connected between Pin 1 and Pin 2 for  $V_{DD1}$  and between Pin 15 and Pin 16 for  $V_{DD2}$ . The required bypass capacitor value is between 0.01 µF and 0.1 µF. The total lead length between both ends of the capacitor and the input power supply pin must not exceed 10 mm. Low ESR capacitors are important for direct power injection (DPI) and CMTI performance. Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 must also be considered, unless the ground pair on each package side is connected close to the package.



*Figure 21. Recommended Printed Circuit Board Layout*

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this design can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage (see [Table 12\)](#page-14-0).

### **PROPAGATION DELAY RELATED PARAMETERS**

Propagation delay is a parameter that describes the time required for a logic signal to propagate through a component. The propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output.



*Figure 22. Propagation Delay Parameters*

Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel matching is the maximum amount the propagation delay differs between channels within a single ADuM340E/ADuM341E/ADuM342E component.

Propagation delay skew is the maximum amount the propagation delay differs between multiple ADuM340E/ADuM341E/ADuM342E components operating under the same conditions.

## **JITTER MEASUREMENT**

Figure 23 shows the resulting eye diagram for the ADuM341E. The measurement was taken using a Keysight 81160A pulse pattern generator at 100 Mbps with a pseudorandom bit sequence (PRBS15) input. Jitter was measured using the Tektronix 6 Series B mixed-signal oscilloscope, with a TAP1500 probe and using the Tektronix jitter and analysis software. The 10% to 90% rise and fall times of the input signal from the generator approximately equals 1.2 ns. The result shows a typical output eye diagram measured on the ADuM341E. Figure 23 shows random and deterministic jitter characteristics for a PRBS input.

Total Jitter is evaluated at a BER of 1 × 10−12 and calculated for a PRBS input with and without the effects of crosstalk. The total jitter measurement without crosstalk consists of examining one channels input, while the adjacent channels inputs are grounded. The jitter measurement with crosstalk consists of all channels switching simultaneously at the same rate.



*Figure 23. ADuM341E Output Channel Eye Diagram (VDD1 = VDD2 = 3.3 V, 100 Mbps, T<sup>A</sup> = 25°C, C<sup>L</sup> = 15 pF, PRBS15 Input*

# **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces.

The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking, and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

### **APPLICATIONS INFORMATION**

# **Surface Tracking**

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and, therefore, can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total RMS voltage across the isolation, pollution degree, and material group. The material group and creepage for the ADuM340E/ADuM341E/ADuM342E isolators are presented in [Table 7](#page-11-0).

### **Insulation Wear Out**

The lifetime of insulation caused by wear out is determined by its thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

Testing and modeling have shown that the primary driver of longterm degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as DC stress, which causes very little wear out because there is no displacement current, and an AC component time varying voltage stress, which causes wear out.

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz AC and DC across the barrier as shown in Equation 1. Because only the AC portion of the stress causes wear out, the equation can be rearranged to solve for the AC RMS voltage, as is shown in Equation 2. For insulation wear out with the polyimide materials used in these products, the AC RMS voltage determines the product lifetime.

$$
V_{RMS} = \sqrt{V_{AC\,RMS}^2 + V_{DC}^2}
$$
\n<sup>(1)</sup>

or

$$
V_{AC\ RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}
$$
 (2)

where:

*VRMS* is the total RMS working voltage. *VAC RMS* is the time varying portion of the working voltage. *VDC* is the DC offset of the working voltage.

## **Calculation and Use of Parameters Example**

The following example frequently arises in power-conversion applications. Assume that the line voltage on one side of the isolation is 240 V AC rms and a 400 V DC bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clearance, and lifetime of a device, see Figure 24 and the following equations.



*Figure 24. Critical Voltage Example*

The working voltage across the barrier from Equation 1 is

$$
V_{RMS} = \sqrt{V_{AC\,RMS}^2 + V_{DC}^2}
$$
  
\n
$$
V_{RMS} = \sqrt{240^2 + 400^2}
$$
  
\n
$$
V_{RMS} = 466 \text{ V}
$$
\n(3)

This  $V<sub>RMS</sub>$  value is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the AC RMS voltage, use Equation 2.

$$
V_{AC RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}
$$
  
\n
$$
V_{AC RMS} = \sqrt{466^2 - 400^2}
$$
  
\n
$$
V_{AC RMS} = 240 \text{ V rms}
$$
 (4)

In this case, the AC RMS voltage is simply the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage in [Table 13](#page-14-0) for the expected lifetime, less than a 60 Hz sine wave, and it is well within the limit for a 50-year service life.

Note that the DC working voltage limit in [Table 13](#page-14-0) is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.

### <span id="page-23-0"></span>**OUTLINE DIMENSIONS**





Updated: January 12, 2023

### **ORDERING GUIDE**

