<span id="page-0-0"></span>

# Isolated Amplifier with Fixed Gain and Single-Ended Output

#### **FEATURES**

- ► Wide input/output range 0.25 V to 4.3 V (typ)
- ► High-impedance input for isolated voltage measurement
- $\triangleright$  Fixed gain = 1
- ► Low offset error and drift: ±5 mV (max) at 25°C and −22 µV/°C (typ)
- ► Low gain error and drift: ±0.5% (max) and ±42 ppm/°C (max)
- ► Voltage-supply range
	- $V_{DD1}: 4.5 V$  to 5.5 V
	- $V_{DD2}: 4.5 V$  to 5.5 V
- ► Bandwidth: 210 kHz
- ► Isolation voltage: 5000 V rms
- $\triangleright$  [Safety and regulatory approvals](http://www.analog.com/icouplersafety) (pending)
	- ► UL recognition: 5000 V rms for 1 minute per UL 1577
	- ► CSA Component Acceptance Notice #5A
	- ► VDE certificate of conformity
	- ► DIN V VDE V 0884-11 (VDE V 0884-11)
	- $\triangleright$  V<sub>IORM</sub> = 1401 V peak
- ► Wide temperature range
	- ► −40°C to +125°C ambient operation
	- ► 150°C maximum junction temperature
- ► AEC-Q100 qualified for automotive applications

# **FUNCTIONAL BLOCK DIAGRAM**

### **APPLICATIONS**

- ► Inverters
- ► DC-DC converter
- ► On-board chargers

# **GENERAL DESCRIPTION**

The ADuM4195-1<sup>1</sup> is an isolation amplifier based on Analog Devices, Inc., *i*Coupler® technology. The ADuM4195-1 has very low offset and gain error, making it ideal for many isolated voltage sensing applications.

Unlike optocoupler-based solutions, which have an uncertain current transfer ratio over a lifetime and is unstable at high temperatures, the ADuM4195-1 transfer function does not change over its lifetime, and is stable over a wide temperature range of −40°C to +125°C.

The ADuM4195-1 has been certified to provide galvanic isolation up to 5 kV rms according to UL1577.

The ADuM4195-1 is packaged in a small [8-lead wide body SOIC](#page--1-0) [package with increased creepage](#page--1-0).



<sup>1</sup> Protected by U.S. Patents 5,952,849, 6,873,065, and 7,075,329. Other patents are pending.

**Rev. A**



Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**





### **REVISION HISTORY**

#### **5/2023—Rev. 0 to Rev. A**



#### **1/2023—Revision 0: Initial Version**

<span id="page-2-0"></span> $V_{DD1}$  =  $V_{DD2}$  = 4.5 V to 5.5 V for T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>. All typical specifications are at T<sub>A</sub> = 25°C and V<sub>DD1</sub> = V<sub>DD2</sub> = 5 V, unless otherwise noted.

#### *Table 1. Specifications*



#### <span id="page-3-0"></span>*Table 1. Specifications (Continued)*



<sup>1</sup> Guaranteed by design and characterization. Not production tested.

<sup>2</sup> For a maximum deviation of  $\pm 1.25\%$  from the best-fit line over the specified input range of 1 V to 3.5 V.

 $3$  Output gain is defined as the slope of the best-fit line over the specified input range, with the offset error adjusted out.

<sup>4</sup> CMTI error is an output disturbance greater than 100 mV lasting more than 2  $\mu$ s.

# **PACKAGE CHARACTERISTICS**

#### *Table 2. Package Characteristics*



<sup>1</sup> The device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

 $2$  Input capacitance is from any input pin to ground.

# **REGULATORY INFORMATION (PENDING)**

#### *Table 3. Regulatory Information (Pending)*



<sup>1</sup> Working voltages are quoted for Pollution Degree 2, Material Group III.

 $^2$  In accordance with DIN V VDE V 0884-11, each ADuM4195-1 is proof tested by applying an insulation test voltage ≥ 2627 V<sub>PEAK</sub> for 1 sec (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN V VDE V 0884-11 approval.

 $^3$  In accordance with UL 1577, each ADuM4195-1 is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 sec (current leakage detection limit = 5 µA).

# **INSULATION AND SAFETY RELATED SPECIFICATIONS**

#### *Table 4. Insulation and Safety Related Specifications*



#### <span id="page-4-0"></span>*Table 4. Insulation and Safety Related Specifications (Continued)*



### **RECOMMENDED OPERATING CONDITIONS**

#### *Table 5. Recommended Operating Conditions*



<sup>1</sup> All voltages are relative to their respective grounds.

#### **DIN V VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS (PENDING)**

These isolators are suitable for reinforced isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data. The asterisk (\*) marking branded on the package denotes DIN V VDE V 0884-11 approval for a 1273 V<sub>PEAK</sub> working voltage.





<span id="page-5-0"></span>

*Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, Per DIN V VDE V 0884-11*

# <span id="page-6-0"></span>**ABSOLUTE MAXIMUM RATINGS**



#### *Table 7.*



 $1$  All voltages are relative to their respective grounds.

<sup>2</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latchup or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **THERMAL RESISTANCE**

Thermal performance is directly linked to PCB design and operation environment. Close attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.  $\theta_{\text{JC}}$  is the junction to case thermal resistance.

#### *Table 8. Thermal Resistance*



<sup>1</sup> Thermocouple is located at the center of the package underside.

The maximum continuous working voltage refers to continuous voltage magnitude imposed across the isolation barrier in Pollution Degree 2 environments.





#### *Table 9. Maximum Continuous Working Voltage (Continued)*



### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device**. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-7-0"></span>**PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



*Figure 3. Pin Configuration*

#### *Table 10. Pin Function Descriptions*



<span id="page-8-0"></span>









*Figure 6. Output Gain Error vs. V<sub>DD2</sub>* 







*Figure 8. Output Bandwidth vs. Temperature*



*Figure 9. Output Delay vs. Temperature*











*Figure 12. Output Rise and Fall Time vs. Supply Voltage*



*Figure 13. Output Noise Density vs. Frequency*



*Figure 14. PSRR vs. Frequency*



*Figure 15. Normalized VOUT vs. Load*















*Figure 19. VIN to VOUT Gain Distribution at 125°C*



*Figure 20. VIN to VOUT Gain Distribution at −40°C*



Figure 21. V<sub>IN</sub> to V<sub>OUT</sub> Offset-Voltage Distribution at 25°C, Output Offset-*Voltage for VIN = 2.5 V*



*Figure 22. V<sub>IN</sub> to V<sub>OUT</sub> Offset-Voltage Distribution at 125°C, Output Offset-Voltage for VIN = 2.5 V*



*Figure 23. VIN to VOUT Offset-Voltage Distribution at −40°C, Output Offset-Voltage for VIN = 2.5 V*



*Figure 24. VOUT Maximum Non-Linearity Distribution at 25°C, Maximum Non-Linearity Defined Within V<sub>IN</sub> Input Range: 1 V to 3.5 V, as an Absolute Value* 



*Figure 25. VOUT Maximum Non-Linearity Distribution at 125°C (Maximum Non-Linearity Defined Within V<sub>IN</sub> Input Range: 1 V to 3.5 V, as an Absolute Value*



*Figure 26. VOUT Maximum Non-Linearity Distribution at −40°C, Maximum Non-Linearity Defined Within VIN Input Range: 1 V to 3.5 V, as an Absolute Value*

# <span id="page-12-0"></span>Data Sheet **[ADuM4195-1](http:/www.analog.com/ADuM4195-1.html)**

# **THEORY OF OPERATION**

The ADuM4195-1 is an isolated amplifier (IA) based on Analog Devices, Inc., *i*Coupler® technology. The input side of the IA consists of an operational amplifier with input V<sub>IN</sub> and an active-high SHTD. pin. A highly linear pulse-width modulation (PWM) compares the output of the operational amplifier to an internal voltage reference and transmits the duty-cycle (ratio) information to the demodulator through a coreless transformer. On the output side of the IA, the demodulator uses the ratio information and an internal reference voltage to reconstruct the output voltage, which is then low-pass filtered, buffered, and presented at output pin as  $\rm V_{\rm OUT}$ , which follows  $V_{\text{IN}}$  with a fixed gain of 1.

## <span id="page-13-0"></span>**APPLICATIONS INFORMATION**

#### **APPLICATION BLOCK DIAGRAM**

Figure 27 shows a typical application for the ADuM4195-1 as an isolated voltage monitor. It offers unique linearity, high commonmode noise immunity, low gain errors, and temperature drift. These features make it a robust and high performance isolated amplifier for industrial applications with high-voltage sensing required.

The high-voltage bus is sensed through voltage-divider R1 and voltage-divider R2. As the IA acts as a unity-gain amplifier, the voltage at  $V_{\text{OUT}}$  is equal to the sensed bus voltage multiplied by the voltage-divider ratio. Due to the very high input impedance of the  $V_{\text{IN}}$  pin, the current through the resistive divider can be kept low without sacrificing accuracy, therefore allowing for low-power dissipation on the resistors. For very high voltages on the bus voltage however, possible pollution on the PCB must also be taken into consideration when planning to design for low input currents. Also, protective elements (such as diodes or Zener-diodes) in parallel with the voltage-divider R2 can negatively affect the accuracy of the voltage divider and must be selected for the lowest reverse leakage currents over the desired temperature range. In such a case, a capacitive protection method as shown in Figure 27 may be a more viable approach.



*Figure 27. DC Bus Voltage Monitoring Using ADuM4195-1*

#### **DESIGN EXAMPLE**

For a typical DC bus voltage monitoring application as shown in Figure 27, the following design procedure can be used:

#### *Table 11. Example Design Parameters*



Determine the  $V_{DD2}$  (min) in your system. This in turn determines the maximum  $V_{IN}$  (max) that can be linearly transmitted across the isolation barrier.

$$
V_{IN} (max) = V_{DD2} (min) - 0.7 V = 5.0 V - 0.7 V = 4.3 V
$$
 (1)

Determine the ratio 1/K of the voltage divider R1 and the voltage divider R2 for a given maximum of the VBUS (max), so that 1/K is about 0 to 10% larger than the VBUS (max)/ $V_{\text{IN}}$  (max).

$$
1/K = (R1 + R2)/R2 = VBUS (max)/V_{IN} (max)
$$
 (2)

 $1/K = 1 ... 1.1 \times (1000 \text{ V}/4.3 \text{ V}) = 232.558 ... 255.814$  (3)

For the given  $I_{\text{DIV}}$ , the minimum divider input resistance  $R_{\text{IN}}$  must meet as

$$
R_{IN} = (R1 + R2) > VBUS \text{ (max)} / I_{DIV} = 1 \text{ kVDC}/500 \text{ }\mu\text{A} = 2 \tag{4}
$$

Also, the ratio of R1 and R2 can be expressed as

$$
R1/R2 = (1/K) - 1 = 231.558 ... 254.814
$$
 (5)

Thus, when selecting R1 as two 1 MΩ high-voltage resistors in a series, R2 can be calculated as

$$
R2 = 2 M\Omega \times K = 8.6 k\Omega \dots 7.82 k\Omega \tag{6}
$$

The divider's output resistance  $(R<sub>OUT</sub>)$  with the input-bias current  $(I<sub>BIAS</sub>)$  defines the amount of bias error, which adds to the total error of the system. Avoid bias error by selecting R1 and R2 so that

$$
R_{\text{OUT}} = R1 || R2 < 100 k\Omega \tag{7}
$$

With the previous calculated resistors R1 and R2,

$$
R_{\text{OUT}} = 2 \text{ M}\Omega || 7.82 \text{ k}\Omega = 7.8 \text{ k}\Omega, \tag{8}
$$

which is well below the limit for  $R_{\text{OUT}}$ .

#### **DEALING WITH PARASITIC CAPACITANCES**

When monitoring very high bus voltages, the parasitic capacitances of R1 can impose a risk of overvoltage spikes on the  $V_{\text{IN}}$  during switching events on the VBUS. Therefore, it is recommended to connect the compensation capacitor C2 in parallel to R2. The proper compensation for the flat frequency response of the voltage divider is achieved by selecting C2 such that

$$
C2 = R1 \times C1/R2 \tag{9}
$$

The value of C2 is not critical but must be selected slightly higher than the calculated value to suppress any overshoot on the  $V_{IN}$ during switching events on the VBUS. For the previous design example, with R1 = 2 MΩ and R2 = 8.6 kΩ, and an estimated parasitic capacitance C1 of approximately 10 pF, the compensation capacitance necessary for C2 becomes

 $C2 \ge 2$  MΩ × 10 pF/8.6 kΩ = 2.3 nF (10)

#### **DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY**

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder through the transformer. The decoder is bistable and is either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than 1 μs at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure DC correctness at the output. If the decoder receives no internal pulses for more than approximately 3 μs, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default high-impedance state by the watchdog timer circuit. In addition, the outputs are in a default high-impedance state while the power is increasing before the UVLO threshold is

### <span id="page-14-0"></span>**APPLICATIONS INFORMATION**

crossed. The ADuM4195-1 is immune to external magnetic fields. The limitation on the ADuM4195-1 magnetic field immunity is set by the condition whereby induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 4.5 V operating condition of the ADuM4195-1 is examined because it represents the most susceptible mode of operation. The decoder can tolerate up to 1.6 V noise induced by an external magnetic field. Assuming that there is 50% margin, the decoder can safely operate with up to 0.8 V induced noise. The voltage induced across the receiving coil is given by

$$
V = (-d\beta/dt) \Sigma \pi r_n^2, n = 1, 2, ..., N
$$
 (11)

where:

*β* is the magnetic field strength (Gs). *r<sup>n</sup>* is the radius of the nth turn in the receiving coil (cm). *N* is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM4195-1 and an imposed requirement that the induced voltage be, at most, 50% of the 1.6 V threshold at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 28.



*Figure 28. Maximum Allowable External Magnetic Field Strength*

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 8 kGs induces a voltage of 0.8 V at the receiving coil. This is approximately 50% of the decoder threshold and does not cause a faulty output transition. The preceding magnetic field strength values correspond to specific current magnitudes at given distances away from the ADuM4195-1 transformers. Figure 29 shows these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 29, the ADuM4195-1 is immune and can be affected only by extremely large currents operating at a high frequency very close to the component. For the 1 MHz example, a 20 kA current must be placed 5 mm away from the ADuM4195-1 to affect the operation of the device.



*Figure 29. Maximum Allowable Current for Various Current-to-ADuM4195-1 Spacings*

#### **LAYOUT CONSIDERATIONS**

 $V_{DD1}$  and  $V_{DD2}$  must be decoupled to their respective GND<sub>1</sub> and  $GND<sub>2</sub>$  with capacitors of at least 1  $\mu$ F in parallel with 100 nF. In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. To fully use the specified isolation properties of the ADuM4195-1, the top and bottom copper layers of the PCB must not reach underneath the package but instead must only reach as far as the solder-pad area. Place any decoupling used as close to the supply pins as possible. See Figure 30 for component placement suggestion.



*Figure 30. Placement of Decoupling Capacitors, Ground Plane GND1, and Ground Plane GND2*