

# Dual-Channel, 2.5 kV Isolators with Integrated DC-to-DC Converter

**Data Sheet** 

# ADuM5200/ADuM5201/ADuM5202

### **FEATURES**

isoPower integrated, isolated dc-to-dc converter Regulated 3.3 V or 5 V output Up to 500 mW output power Dual, dc-to-25 Mbps (NRZ) signal isolation channels 16-lead SOIC package with 7.6 mm creepage High temperature operation: 105°C maximum High common-mode transient immunity: >25 kV/µs Safety and regulatory approvals

**UL** recognition

2500 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice #5A) VDE certificate of conformity (pending) IEC 60747-5-2 (VDE 0884, Part 2):2003-01  $V_{IORM} = 560 V_{PEAK}$ 

### APPLICATIONS

RS-232/RS-422/RS-485 transceivers Industrial field bus isolation Power supply start-up bias and gate drives Isolated sensor interfaces Industrial PLCs

### **GENERAL DESCRIPTION**

The ADuM5200/ADuM5201/ADuM5202<sup>1</sup> are dual-channel digital isolators with isoPower<sup>®</sup>, an integrated, isolated dc-to-dc converter. Based on the Analog Devices, Inc., *i*Coupler<sup>®</sup> technology, the dc-to-dc converter provides up to 500 mW of regulated, isolated power at either 5.0 V or 3.3 V from a 5.0 V input supply, or 3.3 V from a 3.3 V supply at the power levels shown in Table 1. These devices eliminate the need for a separate, isolated dc-to-dc converter in low power isolated designs. The *i*Coupler chip scale transformer technology is used to isolate the logic signals and for the magnetic components of the dc-to-dc converter. The result is a small form factor, total isolation solution.

The ADuM5200/ADuM5201/ADuM5202 isolators provide two independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide for more information).


*iso*Power uses high frequency switching elements to transfer power through its transformer. Special care must be taken during printed circuit board (PCB) layout to meet emissions standards. See the AN-0971 Application Note for board layout recommendations.


<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329.

#### Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### FUNCTIONAL BLOCK DIAGRAMS








Figure 3. ADuM5201



	Table	1.	Power	Levels
--	-------	----	-------	--------

Input Voltage (V)	Output Voltage (V)	Output Power (mW)
5.0	5.0	500
5.0	3.3	330
3.3	3.3	200

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2009-2012 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Features 1
Applications1
General Description1
Functional Block Diagrams1
Revision History 2
Specifications
Electrical Characteristics—5 V Primary Input Supply/ 5 V Secondary Isolated Supply
Electrical Characteristics—3.3 V Primary Input Supply/ 3.3 V Secondary Isolated Supply5
Electrical Characteristics—5 V Primary Input Supply/ 3.3 V Secondary Isolated Supply7
Package Characteristics9
Regulatory Information9
Insulation and Safety-Related Specifications9
IEC 60747-5-2 (VDE 0884, Part 2):2003-01 Insulation Characteristics10
Recommended Operating Conditions10
Absolute Maximum Ratings11
ESD Caution11

Pin Configurations and Function Descriptions
Truth Table 14
Typical Performance Characteristics15
Terminology18
Applications Information19
PCB Layout 19
Start-Up Behavior19
EMI Considerations 20
Propagation Delay Parameters
DC Correctness and Magnetic Field Immunity 20
Power Consumption
Current Limit and Thermal Overload Protection
Power Considerations
Thermal Analysis
Increasing Available Power
Insulation Lifetime
Outline Dimensions
Ordering Guide

## **REVISION HISTORY**

#### 5/12—Rev. A to Rev. B

Created Hyperlink for Safety and Regulatory Approvals
Entry in Features Section 1
Updated Outline Dimensions

#### 9/11—Rev. 0 to Rev. A

Changes to Product Title, Features Section, and General	
Description Section	1
Added Table 1; Renumbered Sequentially	1
Changes to Specifications Section	3
Changes to Table 19 and Table 20	11
Changes to Pin 5 Description, Table 21	12

Changes to Pin 5 Description, Table 22	. 13
Changes to Pin 5 Description, Table 23 and Table 24	. 14
Changes to Figure 9 to Figure 11	. 15
Added Figure 17 and Figure 18; Renumbered Sequentially	. 16
Changes to Figure 19 and Figure 20	. 16
Changes to Terminology Section	. 18
Changes to Applications Information Section	. 19
Added Start-Up Behavior Section	. 19
Changes to EMI Considerations Section	. 20

#### 10/08—Revision 0: Initial Version

## **SPECIFICATIONS**

### ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{SEL} = V_{ISO} = 5$  V. Minimum/maximum specifications apply over the entire recommended operation range which is 4.5 V  $\leq V_{DD1}$ ,  $V_{SEL}$ ,  $V_{ISO} \leq 5.5$  V; and  $-40^{\circ}$ C  $\leq T_A \leq +105^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V <sub>ISO</sub>	4.7	5.0	5.4	V	$I_{ISO} = 0 \text{ mA}$
Line Regulation	VISO (LINE)		1		mV/V	$I_{ISO} = 50 \text{ mA}, V_{DD1} = 4.5 \text{ V to } 5.5 \text{ V}$
Load Regulation	VISO (LOAD)		1	5	%	$I_{ISO} = 10 \text{ mA to } 90 \text{ mA}$
Output Ripple	V <sub>ISO (RIP)</sub>		75		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \ \mu F \  10 \ \mu F$ , $I_{ISO} = 90 \ mA$
Output Noise	VISO (NOISE)		200		mV p-p	$C_{BO} = 0.1 \ \mu F    10 \ \mu F$ , $I_{ISO} = 90 \ mA$
Switching Frequency	f <sub>osc</sub>		180		MHz	
PW Modulation Frequency	f <sub>PWM</sub>		625		kHz	
Output Supply	I <sub>ISO (MAX)</sub>	100			mA	V <sub>ISO</sub> > 4.5 V
Efficiency at I <sub>ISO (MAX)</sub>			34		%	$I_{ISO} = 100 \text{ mA}$
I <sub>DD1</sub> , No V <sub>ISO</sub> Load	I <sub>DD1 (Q)</sub>		8	22	mA	
I <sub>DD1</sub> , Full V <sub>ISO</sub> Load	I <sub>DD1 (MAX)</sub>		290		mA	

### Table 2. DC-to-DC Converter Static Specifications

### Table 3. DC-to-DC Converter Dynamic Specifications

	1 Mb	25 N	/lbps—C	Grade					
Parameter	Symbol	Min	Тур	Max	Min	Тур	Мах	Unit	Test Conditions
SUPPLY CURRENT									
Input									No V <sub>ISO</sub> load
ADuM5200	I <sub>DD1</sub>		6			34		mA	
ADuM5201	I <sub>DD1</sub>		7			38		mA	
ADuM5202	I <sub>DD1</sub>		7			41		mA	
Available to Load									
ADuM5200	IISO (LOAD)		100			94		mA	
ADuM5201	IISO (LOAD)		100			92		mA	
ADuM5202	IISO (LOAD)		100			90		mA	

#### Table 4. Switching Specifications

			A Grade	e		C Grad	e		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS									
Data Rate				1			25	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>		55	100		45	60	ns	50% input to 50% output
Pulse Width Distortion	PWD			40			6	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature						5		ps/°C	
Pulse Width	PW	1000			40			ns	Within PWD limit
Propagation Delay Skew	t <sub>PSK</sub>			50			15	ns	Between any two units
Channel Matching									
Codirectional <sup>1</sup>	t <sub>PSKCD</sub>			50			6	ns	
Opposing Directional <sup>2</sup>	t <sub>PSKOD</sub>			50			15	ns	

<sup>1</sup> Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

<sup>2</sup> Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	VIH	$0.7  V_{ISO}  \text{or}  0.7  V_{DD1}$			V	
Logic Low Input Threshold	V <sub>IL</sub>			0.3 V $_{\rm ISO}$ or 0.3 V $_{\rm DD1}$	V	
Logic High Output Voltages	V <sub>OH</sub>	$V_{DD1} - 0.3 \text{ or } V_{ISO} - 0.3$	5.0		V	$I_{Ox} = -20 \ \mu A, V_{Ix} = V_{IxH}$
		$V_{DD1} - 0.5 \text{ or } V_{ISO} - 0.5$	4.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
Undervoltage Lockout						$V_{DD1}, V_{DDL}, V_{ISO}$ supplies
Positive Going Threshold	$V_{UV+}$		2.7		V	
Negative Going Threshold	V <sub>UV-</sub>		2.4		V	
Hysteresis	V <sub>UVH</sub>		0.3		V	
Input Currents per Channel	I,	-20	+0.01	+20	μΑ	$0 V \le V_{lx} \le V_{DDx}$
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV/µs	$V_{lx} = V_{DD1}$ or $V_{ISO}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Refresh Rate	f <sub>r</sub>		1.0		Mbps	

### Table 5. Input and Output Characteristics

<sup>1</sup> [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.7 \times V_{DD1}$  or  $0.7 \times V_{ISO}$  for a high output or  $V_0 < 0.3 \times V_{DD1}$  or  $0.3 \times V_{ISO}$  for a low output. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

### ELECTRICAL CHARACTERISTICS—3.3 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{ISO} = 3.3$  V,  $V_{SEL} = \text{GND}_{ISO}$ . Minimum/maximum specifications apply over the entire recommended operation range which is 3.0 V  $\leq V_{DD1}$ ,  $V_{SEL}$ ,  $V_{ISO} \leq 3.6$  V; and  $-40^{\circ}$ C  $\leq T_A \leq +105^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

Table 6. DC-to-DC Converter Static Specifications

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V <sub>ISO</sub>	3.0	3.3	3.6	V	$I_{ISO} = 0 \text{ mA}$
Line Regulation	V <sub>ISO (LINE)</sub>		1		mV/V	$I_{ISO} = 30 \text{ mA}, V_{DD1} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$
Load Regulation	VISO (LOAD)		1	5	%	$I_{ISO} = 6 \text{ mA to } 54 \text{ mA}$
Output Ripple	VISO (RIP)		50		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \ \mu\text{F}  10 \ \mu\text{F}$ , $I_{ISO} = 54 \ \text{mA}$
Output Noise	VISO (NOISE)		130		mV p-p	$C_{BO} = 0.1 \ \mu F    10 \ \mu F$ , $I_{ISO} = 54 \ mA$
Switching Frequency	f <sub>osc</sub>		180		MHz	
PW Modulation Frequency	f <sub>PWM</sub>		625		kHz	
Output Supply	IISO (MAX)	60			mA	V <sub>ISO</sub> > 3 V
Efficiency at I <sub>ISO (MAX)</sub>			34		%	$I_{ISO} = 60 \text{ mA}$
I <sub>DD1</sub> , No V <sub>ISO</sub> Load	I <sub>DD1 (Q)</sub>		6	15	mA	
I <sub>DD1</sub> , Full V <sub>ISO</sub> Load	I <sub>DD1 (MAX)</sub>		175		mA	

#### Table 7. DC-to-DC Converter Dynamic Specifications

		1 Mbj	1 Mbps—A Grade or C Grade		25 N	/lbps—C	Grade		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
SUPPLY CURRENT									
Input									No V <sub>ISO</sub> load
ADuM5200	I <sub>DD1</sub>		4			23		mA	
ADuM5201	I <sub>DD1</sub>		4			25		mA	
ADuM5202	I <sub>DD1</sub>		5			27		mA	
Available to Load									
ADuM5200	I <sub>ISO (LOAD)</sub>		60			56		mA	
ADuM5201	I <sub>ISO (LOAD)</sub>		60			55		mA	
ADuM5202	I <sub>ISO (LOAD)</sub>		60			54		mA	

#### **Table 8. Switching Specifications**

			A Grad	e		C Grad	e		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS									
Data Rate				1			25	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>		60	100		45	60	ns	50% input to 50% output
Pulse Width Distortion	PWD			40			6	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature						5		ps/°C	
Pulse Width	PW	1000			40			ns	Within PWD limit
Propagation Delay Skew	t <sub>PSK</sub>			50			45	ns	Between any two units
Channel Matching									
Codirectional <sup>1</sup>	t <sub>PSKCD</sub>			50			6	ns	
Opposing Directional <sup>2</sup>	t <sub>PSKOD</sub>			50			15	ns	

<sup>1</sup> Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

<sup>2</sup> Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	V <sub>IH</sub>	0.7 $V_{ISO}$ or 0.7 $V_{DD1}$			V	
Logic Low Input Threshold	V <sub>IL</sub>			0.3 $V_{ISO}$ or 0.3 $V_{DD1}$	V	
Logic High Output Voltages	V <sub>OH</sub>	$V_{\rm DD1} - 0.3 \text{ or } V_{\rm ISO} - 0.3$	3.3		V	$I_{Ox} = -20 \ \mu A, V_{Ix} = V_{IxH}$
		$V_{\text{DD1}} - 0.5 \text{ or } V_{\text{ISO}} - 0.5$	3.1		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
			0.0	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
Undervoltage Lockout						V <sub>DD1</sub> , V <sub>DDL</sub> , V <sub>ISO</sub> supplies
Positive Going Threshold	V <sub>UV+</sub>		2.7		V	
Negative Going Threshold	V <sub>UV-</sub>		2.4		V	
Hysteresis	V <sub>UVH</sub>		0.3		V	
Input Currents per Channel	I,	-20	+0.01	+20	μA	$0 V \le V_{ix} \le V_{DDx}$
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV/μs	$V_{lx} = V_{DD1}$ or $V_{ISO}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Refresh Rate	f <sub>r</sub>		1.0		Mbps	

### Table 9. Input and Output Characteristics

<sup>1</sup> [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.7 \times V_{DD1}$  or  $0.7 \times V_{ISO}$  for a high output or  $V_0 < 0.3 \times V_{DD1}$  or  $0.3 \times V_{ISO}$  for a low output. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

### ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = 5.0$  V,  $V_{ISO} = 3.3$  V,  $V_{SEL} = GND_{ISO}$ . Minimum/maximum specifications apply over the entire recommended operation range which is  $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $3.0 \text{ V} \le V_{ISO} \le 3.6 \text{ V}$ ; and  $-40^{\circ}$ C  $\le T_A \le +105^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V <sub>ISO</sub>	3.0	3.3	3.6	V	$I_{ISO} = 0 \text{ mA}$
Line Regulation	VISO (LINE)		1		mV/V	$I_{ISO} = 50 \text{ mA}, V_{DD1} = 3.0 \text{ V to } 3.6 \text{ V}$
Load Regulation	VISO (LOAD)		1	5	%	$I_{ISO} = 6 \text{ mA to } 54 \text{ mA}$
Output Ripple	V <sub>ISO (RIP)</sub>		50		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \ \mu F \  10 \ \mu F$ , $I_{ISO} = 90 \ mA$
Output Noise	VISO (NOISE)		130		mV p-p	$C_{BO} = 0.1 \ \mu F    10 \ \mu F$ , $I_{ISO} = 90 \ mA$
Switching Frequency	f <sub>osc</sub>		180		MHz	
PW Modulation Frequency	f <sub>PWM</sub>		625		kHz	
Output Supply	IISO (MAX)	100			mA	V <sub>ISO</sub> > 3 V
Efficiency at I <sub>ISO (MAX)</sub>			30		%	$I_{ISO} = 90 \text{ mA}$
I <sub>DD1</sub> , No V <sub>ISO</sub> Load	I <sub>DD1 (Q)</sub>		5	15	mA	
I <sub>DD1</sub> , Full V <sub>ISO</sub> Load	IDD1 (MAX)		230		mA	

Table 10. DC-to-DC Converter Static Specifications

#### Table 11. DC-to-DC Converter Dynamic Specifications

		1 Mbp	1 Mbps—A Grade or C Grade			1bps—C	Grade		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
SUPPLY CURRENT									
Input									No V <sub>ISO</sub> load
ADuM5200	I <sub>DD1</sub>		5			22		mA	
ADuM5201	I <sub>DD1</sub>		5			23		mA	
ADuM5202	I <sub>DD1</sub>		5			24		mA	
Available to Load									
ADuM5200	IISO (LOAD)		100			96		mA	
ADuM5201	IISO (LOAD)		100			95		mA	
ADuM5202	I <sub>ISO (LOAD)</sub>		100			94		mA	

#### Table 12. Switching Specifications

			A Grade	e		C Grad	e		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS									
Data Rate				1			25	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>		60	100		45	60	ns	50% input to 50% output
Pulse Width Distortion	PWD			40			6	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature						5		ps/°C	
Pulse Width	PW	1000			40			ns	Within PWD limit
Propagation Delay Skew	t <sub>PSK</sub>			50			15	ns	Between any two units
Channel Matching									
Codirectional <sup>1</sup>	t <sub>PSKCD</sub>			50			6	ns	
Opposing Directional <sup>2</sup>	t <sub>PSKOD</sub>			50			15	ns	

<sup>1</sup> Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. <sup>2</sup> Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

Table 13. Input and Output Characteristics	
--------------------------------------------	--

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	VIH	0.7 VISO or 0.7 VDD1			V	
Logic Low Input Threshold	VIL			0.3 VISO or 0.3 VDD1	V	
Logic High Output Voltages	Vон	$V_{\text{DD1}} - 0.2, V_{\text{ISO}} - 0.2$	$V_{\text{DD1}} \text{ or } V_{\text{ISO}}$		V	$I_{\text{Ox}} = -20 \ \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
		$\begin{array}{l} V_{\text{DD1}}-0.5 \text{ or} \\ V_{\text{ISO}}-0.5 \end{array}$	$\begin{array}{l} V_{\text{DD1}}-0.2 \text{ or} \\ V_{\text{ISO}}-0.2 \end{array}$		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Vol		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.0	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
Undervoltage Lockout						V <sub>DD1</sub> , V <sub>DDL</sub> , V <sub>ISO</sub> supplies
Positive Going Threshold	$V_{UV+}$		2.7		V	
Negative Going Threshold	V <sub>UV</sub> -		2.4		V	
Hysteresis	VUVH		0.3		V	
Input Currents per Channel	lı –	-20	+0.01	+20	μA	$0 \ V \leq V_{lx} \leq V_{DDx}$
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV∕µs	$V_{Ix} = V_{DD1}$ or $V_{ISO}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Refresh Rate	fr		1.0		Mbps	

 $^{1}$  [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.7 × V<sub>DD1</sub> or 0.7 × V<sub>SD</sub> for a high output or V<sub>0</sub> < 0.3 × V<sub>DD1</sub> or 0.3 × V<sub>ISD</sub> for a low output. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## PACKAGE CHARACTERISTICS

Table 14. Thermal and Isolation C	haracteristics
-----------------------------------	----------------

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
RESISTANCE AND CAPACITANCE						
Resistance (Input-to-Output) <sup>1</sup>	RI-O		10 <sup>2</sup>		Ω	
Capacitance (Input-to-Output) <sup>1</sup>	CI-O		2.2		рF	f = 1 MHz
Input Capacitance <sup>2</sup>	Cı		4.0		рF	
IC Junction to Ambient Thermal Resistance	Αιθ		45		°C/W	Thermocouple located at the center of the package underside; test conducted on a 4-layer board with thin traces <sup>3</sup>
THERMAL SHUTDOWN						
Threshold	$TS_{SD}$		150		°C	T <sub>J</sub> rising
Hysteresis	TS <sub>SD-HYS</sub>		20		°C	

<sup>1</sup> This device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

<sup>3</sup> Refer to the Power Considerations section for thermal model definitions.

### **REGULATORY INFORMATION**

The ADuM5200/ADuM5201/ADuM5202 are approved by the organizations listed in Table 15. Refer to Table 20 and the Insulation Lifetime section for more information about the recommended maximum working voltages for specific cross-insulation waveforms and insulation levels.

#### Table 15.

UL <sup>1</sup>	CSA	VDE (Pending) <sup>2</sup>
Recognized under UL 1577 component recognition program <sup>1</sup>	Approved under CSA Component Acceptance Notice #5A	Certified according to IEC 60747-5-2 (VDE 0884, Part 2):2003-01 <sup>2</sup>
Single protection, 2500 V rms isolation voltage	Testing was conducted per CSA 60950-1-07 and IEC 60950-1 2 <sup>nd</sup> Ed. at 2.5 kV rated voltage Basic insulation at 600 V rms (848 V <sub>PEAK</sub> ) working voltage Reinforced insulation at 250 V rms (353 V <sub>PEAK</sub> ) working voltage	Basic insulation, 560 V <sub>PEAK</sub>
File E214100	File 205078	File 2471900-4880-0001

<sup>1</sup> In accordance with UL 1577, each ADuM5200/ADuM5201/ADuM5202 is proof tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit = 10 μA).

<sup>2</sup> In accordance with IEC 60747-5-2 (VDE 0884 Part 2):2003-01, each ADuM520x is proof tested by applying an insulation test voltage  $\ge$  1590 V<sub>PEAK</sub> for 1 second (partial discharge detection limit = 5 pC). The asterisk (\*) marking branded on the component designates IEC 60747-5-2 (VDE 0884, Part 2):2003-01 approval.

### **INSULATION AND SAFETY-RELATED SPECIFICATIONS**

#### Table 16. Critical Safety-Related Dimensions and Material Properties

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap	L(I01)	8.0	mm	Distance measured from input terminals to output terminals; shortest distance through air along the PCB mounting plane, as an aid to PC board layout
Minimum External Tracking (Creepage)	L(I02)	7.6	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Distance (Internal Clearance)		0.017 min	mm	Distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	v	DIN IEC 112/VDE 0303, Part 1
Isolation Group		Illa		Material group (DIN VDE 0110, 1/89, Table 1)

## IEC 60747-5-2 (VDE 0884, PART 2):2003-01 INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by the protective circuits. The asterisk (\*) marking branded on the components designates IEC 60747-5-2 (VDE 0884, Part 2):2003-1 approval.

#### Table 17. VDE Characteristics

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			l to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	560	V <sub>PEAK</sub>
Input-to-Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{pd (m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	V <sub>pd (m)</sub>	1050	V <sub>PEAK</sub>
Input-to-Output Test Voltage, Method a				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd (m)}, t_{ini} = 60 \text{ sec}, t_m = 10 \text{ sec}, \text{ partial}$ discharge < 5 pC	V <sub>pd (m)</sub>	840	V <sub>PEAK</sub>
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd (m)}, t_{ini} = 60 \text{ sec}, t_m = 10 \text{ sec}, \text{ partial}$ discharge < 5 pC	$V_{pd (m)}$	672	$V_{\text{peak}}$
Highest Allowable Overvoltage		V <sub>IOTM</sub>	4000	V <sub>PEAK</sub>
Withstand Isolation Voltage	1 minute withstand rating	V <sub>ISO</sub>	2500	V <sub>RMS</sub>
Surge Isolation Voltage	$V_{PEAK} = 6$ kV, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time	V <sub>IOSM</sub>	6000	V <sub>PEAK</sub>
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 5)			
Case Temperature		Τ <sub>s</sub>	150	°C
Side 1 I <sub>DD1</sub> Current		I <sub>S1</sub>	555	mA
Insulation Resistance at T <sub>s</sub>	$V_{10} = 500 V$	R <sub>s</sub>	>109	Ω




Figure 5. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN EN 60747-5-2

### **RECOMMENDED OPERATING CONDITIONS**

Table 18.				
Parameter Symbol		Min	Max	Unit
Operating Temperature <sup>1</sup>	T <sub>A</sub>	-40	+105	°C
Supply Voltages <sup>2</sup>				
$V_{DD1} @ V_{SEL} = 0 V$	V <sub>DD1</sub>	3.0	5.5	V
$V_{DD1} @ V_{SEL} = V_{ISO}$	V <sub>DD1</sub>	4.5	5.5	V

<sup>1</sup> Operation at 105°C requires reduction of the maximum load current as specified in Table 19.

<sup>2</sup> Each voltage is relative to its respective ground.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 19.

Parameter	Rating
Storage Temperature Range (T <sub>st</sub> )	–55°C to +150°C
Ambient Operating Temperature Range (T <sub>A</sub> )	–40°C to +105°C
Supply Voltages (V <sub>DD1</sub> , V <sub>ISO</sub> ) <sup>1</sup>	–0.5 V to +7.0 V
Input Voltage ( $V_{IA}$ , $V_{IB}$ , $RC_{IN}$ , $RC_{SEL}$ , $V_{SEL}$ ) <sup>1, 2</sup>	-0.5 V to V <sub>DDI</sub> + 0.5 V
Output Voltage $(V_{OA'}V_{OB})^{1,2}$	-0.5 V to V <sub>DDO</sub> + 0.5 V
Average Output Current per Pin <sup>3</sup>	–10 mA to +10 mA
Common-Mode Transients <sup>4</sup>	–100 kV/µs to +100 kV/µs

<sup>1</sup> Each voltage is relative to its respective ground.

 $^2\,V_{\text{DDI}}$  and  $V_{\text{DDO}}$  refer to the supply voltages on the input and output sides of a

given channel, respectively. See the PCB Layout section.

<sup>3</sup> See Figure 5 for maximum rated current values for various temperatures.

<sup>4</sup> Common-mode transients exceeding the absolute maximum slew rate may cause latch-up or permanent damage.

## ADuM5200/ADuM5201/ADuM5202

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ESD CAUTION**




**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

#### Table 20. Maximum Continuous Working Voltage Supporting 50-Year Minimum Lifetime<sup>1</sup>

Parameter	Max	Unit	Applicable Certification
AC Voltage, Bipolar Waveform	424	V <sub>PEAK</sub>	All certifications, 50-year operation
AC Voltage, Unipolar Waveform			
Basic Insulation	600	V <sub>PEAK</sub>	Working voltage, 50-year operation
Reinforced Insulation	353	V <sub>PEAK</sub>	Working voltage per IEC 60950-1
DC Voltage			
Basic Insulation	600	V <sub>PEAK</sub>	Working voltage, 50-year operation
Reinforced Insulation	353	V <sub>PEAK</sub>	Working voltage per IEC 60950-1

<sup>1</sup> Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.

## **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**



### Table 21. ADuM5200 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Primary Supply Voltage, 3.0 V to 5.5 V.
2, 8	GND <sub>1</sub>	Ground 1. Ground reference for the isolator primary side. Pin 2 and Pin 8 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
3	V <sub>IA</sub>	Logic Input A.
4	V <sub>IB</sub>	Logic Input B.
5	RC <sub>IN</sub>	Regulation Control Input. This pin must be connected to the RC <sub>OUT</sub> pin of a master <i>iso</i> Power device or tied low. Note that this pin must not be tied high if RC <sub>SEL</sub> is low; this combination causes excessive voltage on the secondary side, damaging the ADuM5200 and possibly the devices that it powers.
6	RC <sub>SEL</sub>	Control Input. Determines self-regulation mode (RC <sub>SEL</sub> high) or slave mode (RC <sub>SEL</sub> low), allowing external regulation. This pin is weakly pulled to the high state. In noisy environments, tie this pin either high or low.
7, 12	NC	No Internal Connection.
9, 15	GND <sub>ISO</sub>	Ground Reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
10	V <sub>E2</sub>	Data Enable Input. When this pin is high or not connected, the secondary outputs are active; when this pin is low, the outputs are in a high-Z state.
11	V <sub>SEL</sub>	Output Voltage Selection. When $V_{SEL} = V_{ISO}$ , the $V_{ISO}$ setpoint is 5.0 V. When $V_{SEL} = GND_{ISO}$ , the $V_{ISO}$ setpoint is 3.3 V. In slave regulation mode, this pin has no function.
13	V <sub>OB</sub>	Logic Output B.
14	V <sub>OA</sub>	Logic Output A.
16	V <sub>ISO</sub>	Secondary Supply Voltage. Output for secondary side isolated data channels and external loads.

V <sub>DD1</sub> 1 GND1 2 V <sub>IA</sub> 3 V <sub>OB</sub> 4 RC <sub>IN</sub> 5 RC <sub>SEL</sub> 6 V <sub>E1</sub> 7 GND1 8	ADuM5201 TOP VIEW (Not to Scale)	16 VISO 15 GNDISO 14 VOA 13 VIB 12 VC 11 VSEL 10 VE2 9 GNDISO		
NC = NO CONNECT				

Figure 7. ADuM5201 Pin Configuration

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Primary Supply Voltage, 3.0 V to 5.5 V.
2, 8	GND <sub>1</sub>	Ground 1. Ground reference for isolator primary side. Pin 2 and Pin 8 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
3	V <sub>IA</sub>	Logic Input A.
4	V <sub>OB</sub>	Logic Output B.
5	RC <sub>IN</sub>	Regulation Control Input. This pin must be connected to the RC <sub>OUT</sub> pin of a master <i>iso</i> Power device or tied low. Note that this pin must not be tied high if RC <sub>SEL</sub> is low; this combination causes excessive voltage on the secondary side, damaging the ADuM5201 and possibly the devices that it powers.
6	RC <sub>SEL</sub>	Control Input. Determines self-regulation mode (RC <sub>sEL</sub> high) or slave mode (RC <sub>sEL</sub> low), allowing external regulation. This pin is weakly pulled to the high state. In noisy environments, tie this pin either high or low.
7	V <sub>E1</sub>	Data Enable Input. When this pin is high or not connected, the primary output is active; when this pin is low, the output is in a high-Z state.
9, 15	GND <sub>ISO</sub>	Ground Reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
10	V <sub>E2</sub>	Data Enable Input. When this pin is high or not connected, the secondary output is active; when this pin is low, the output is in a high-Z state.
11	$V_{\text{SEL}}$	Output Voltage Selection. When $V_{SEL} = V_{ISO}$ , the $V_{ISO}$ setpoint is 5.0 V. When $V_{SEL} = GND_{ISO}$ , the $V_{ISO}$ setpoint is 3.3 V. In slave regulation mode, this pin has no function.
12	NC	No Internal Connection.
13	V <sub>IB</sub>	Logic Input B.
14	V <sub>OA</sub>	Logic Output A.
16	V <sub>ISO</sub>	Secondary Supply Voltage. Output for secondary side isolated data channels and external loads.

$\begin{array}{c} V_{DD1} & 1 \\ GND_1 & 2 \\ V_{OA} & 3 \\ V_{OB} & 4 \\ RC_{IN} & 5 \\ RC_{SEL} & 6 \\ V_{E1} & 7 \\ GND_1 & 8 \end{array}$	ADuM5202 TOP VIEW (Not to Scale)	16 V <sub>ISO</sub> 15 GND <sub>ISO</sub> 14 V <sub>IA</sub> 13 V <sub>IB</sub> 12 NC 11 V <sub>SEL</sub> 10 NC 9 GND <sub>ISO</sub>			
NC = NO CONNECT					

Figure 8. ADuM5202 Pin Configuration

#### Table 23. ADuM5202 Pin Function Descriptions


Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Primary Supply Voltage, 3.0 V to 5.5 V.
2, 8	GND <sub>1</sub>	Ground 1. Ground reference for the isolator primary side. Pin 2 and Pin 8 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
3	V <sub>OA</sub>	Logic Output A.
4	V <sub>OB</sub>	Logic Output B.
5	RC <sub>IN</sub>	Regulation Control Input. This pin must be connected to the RC <sub>OUT</sub> pin of a master <i>iso</i> Power device or tied low. Note that this pin must not be tied high if RC <sub>SEL</sub> is low; this combination causes excessive voltage on the secondary side, damaging the ADuM5202 and possibly the devices that it powers.
6	RC <sub>SEL</sub>	Control Input. Determines self-regulation mode (RC <sub>SEL</sub> high) or slave mode (RC <sub>SEL</sub> low), allowing external regulation. This pin is weakly pulled to the high state. In noisy environments, tie this pin either high or low.
7	V <sub>E1</sub>	Data Enable Input. When this pin is high or not connected, the primary output is active; when this pin is low, the output is in a high-Z state.
9, 15	GND <sub>ISO</sub>	Ground Reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
10, 12	NC	No Internal Connection.
11	$V_{\text{SEL}}$	Output Voltage Selection. When $V_{SEL} = V_{ISO}$ , the $V_{ISO}$ setpoint is 5.0 V. When $V_{SEL} = GND_{ISO}$ , the $V_{ISO}$ setpoint is 3.3 V. In slave regulation mode, this pin has no function.
13	V <sub>IB</sub>	Logic Input B.
14	V <sub>IA</sub>	Logic Input A.
16	V <sub>ISO</sub>	Secondary Supply Voltage. Output for secondary side isolated data channels and external loads.


## **TRUTH TABLE**

RC <sub>sel</sub> Input	RC <sub>⊪</sub> Input	V <sub>sel</sub> Input	V <sub>DD1</sub> Input (V) <sup>2</sup>	V <sub>iso</sub> (V)	Operation
Н	Х	Н	5.0	5.0	Self regulation mode, normal operation.
Н	Х	L	5.0	3.3	Self regulation mode, normal operation.
Н	Х	L	3.3	3.3	Self regulation mode, normal operation.
Н	Х	Н	3.3	5.0	This supply configuration is not recommended due to extremely poor efficiency.
L	н	Х	х	Х	Part runs at maximum open-loop voltage; therefore, damage can occur.
L	L	Х	х	0	Power supply is disabled.
L	RC <sub>OUT(EXT)</sub>	х	х	х	Slave mode, RC <sub>OUT(EXT)</sub> supplied by a master <i>iso</i> Power device.

<sup>1</sup> H refers to a high logic, L refers to a low logic, and X is don't care or unknown. <sup>2</sup> V<sub>DD1</sub> must be common between all *iso*Power devices being regulated by a master *iso*Power part.

## **TYPICAL PERFORMANCE CHARACTERISTICS**








Figure 10. Typical Total Power Dissipation vs. Isolated Output Supply Current in All Supported Power Configurations




Figure 11. Typical Isolated Output Supply Current vs. Input Current in All Supported Power Configurations




Figure 12. Typical Short-Circuit Input Current and Power vs. V<sub>DD1</sub> Supply Voltage




Figure 13. Typical V<sub>Iso</sub> Transient Load Response, 5 V Output, 10% to 90% Load Step




Figure 14. Typical V<sub>ISO</sub> Transient Load Response, 3 V Output, 10% to 90% Load Step




Figure 15. Typical Output Voltage Ripple at 90% Load,  $V_{ISO} = 5 V$ 




Figure 16. Typical Output Voltage Ripple at 90% Load,  $V_{ISO} = 3.3 V$ 




Figure 17. Typical Output Voltage Start-Up Transient at 10% and 90% Load,  $V_{\rm ISO}$  = 5 V




Figure 18. Typical Output Voltage Start-Up Transient at 10% and 90% Load, V<sub>ISO</sub> = 3.3 V




Figure 19. Typical I<sub>CHn</sub> Supply Current per Forward Data Channel (15 pF Output Load)




Figure 20. Typical I<sub>CHn</sub> Supply Current per Reverse Data Channel (15 pF Output Load)




Figure 21. Typical I<sub>ISO (D)</sub> Dynamic Supply Current per Input




Figure 22. Typical I<sub>ISO(D)</sub> Dynamic Supply Current per Output (15 pF Output Load)

## TERMINOLOGY

#### $I_{DD1(Q)}$

 $I_{\rm DD1\,(Q)}$  is the minimum operating current drawn at the  $V_{\rm DD1}$  pin when there is no external load at  $V_{\rm ISO}$  and the I/O pins are operating below 2 Mbps, requiring no additional dynamic supply current.  $I_{\rm DD1\,(Q)}$  reflects the minimum current operating condition.

### $I_{DD1\,(D)}$

 $I_{\rm DD1\,(D)}$  is the typical input supply current with all channels simultaneously driven at a maximum data rate of 25 Mbps with full capacitive load representing the maximum dynamic load conditions. Resistive loads on the outputs should be treated separately from the dynamic load.

#### I<sub>DD1 (MAX)</sub>

 $I_{\text{DD1\,(MAX)}}$  is the input current under full dynamic and  $V_{\text{ISO}}$  load conditions.

I<sub>SO (LOAD)</sub>

 $I_{SO(LOAD)}$  is the current available to the load.

#### t<sub>PHL</sub> Propagation Delay

 $t_{\rm PHL}$  propagation delay is measured from the 50% level of the falling edge of the  $V_{\rm 1x}$  signal to the 50% level of the falling edge of the  $V_{\rm ox}$  signal.

#### t<sub>PLH</sub> Propagation Delay

 $t_{\rm PLH}$  propagation delay is measured from the 50% level of the rising edge of the  $V_{\rm Ix}$  signal to the 50% level of the rising edge of the  $V_{\rm Ox}$  signal.

#### Propagation Delay Skew, $t_{\text{PSK}}$

 $t_{\text{PSK}}$  is the magnitude of the worst-case difference in  $t_{\text{PHL}}$  and/or  $t_{\text{PLH}}$  that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

#### Channel-to-Channel Matching, $t_{PSKCD}/t_{PSKOD}$

Channel-to-channel matching is the absolute value of the difference in propagation delays between the two channels when operated with identical loads.

#### **Minimum Pulse Width**

The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

#### Maximum Data Rate

The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

## **APPLICATIONS INFORMATION**

The dc-to-dc converter section of the ADuM5200/ADuM5201/ ADuM5202 works on principles that are common to most switching power supplies. It has a secondary side controller architecture with isolated pulse-width modulation (PWM) feedback.  $V_{DD1}$  power is supplied to an oscillating circuit that switches current into a chip scale air core transformer. Power transferred to the secondary side is rectified and regulated to either 3.3 V or 5 V. The secondary (V<sub>ISO</sub>) side controller regulates the output by creating a PWM control signal that is sent to the primary (V<sub>DD1</sub>) side by a dedicated *i*Coupler data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

The ADuM5200/ADuM5201/ADuM5202 implements undervoltage lockout (UVLO) with hysteresis on the  $V_{DD1}$  power input. This feature ensures that the converter does not enter oscillation due to noisy input power or slow power-on ramp rates.

The ADuM5200/ADuM5201/ADuM5202 can accept an external regulation control signal (RC<sub>IN</sub>) that can be connected to other *iso*Power devices. This allows a single regulator to control multiple power modules without contention. When accepting control from a master power module, the V<sub>ISO</sub> pins can be connected together, adding their power. Because there is only one feedback control path, the supplies work together seamlessly. The ADuM5200/ADuM5201/ADuM5202 can only regulate themselves or accept regulation (as slave devices) from another device in this product line; they cannot provide a regulation signal to other devices.

## PCB LAYOUT

The ADuM5200/ADuM5201/ADuM5202 digital isolators with 0.5 W *iso*Power, integrated dc-to-dc converter require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 23). Note that low ESR bypass capacitors are required between Pin 1 and Pin 2 and between Pin 15 and Pin 16, as close to the chip pads as possible.

The power supply section of the ADuM5200/ADuM5201/ ADuM5202 uses a 180 MHz oscillator frequency to pass power efficiently through its chip scale transformers. In addition, the normal operation of the data section of the *i*Coupler introduces switching transients on the power supply pins. Bypass capacitors are required for several operating frequencies. Noise suppression requires a low inductance, high frequency capacitor, whereas ripple suppression and proper regulation require a large value capacitor. These capacitors are most conveniently connected between Pin 1 and Pin 2 for V<sub>DD1</sub> and between Pin 15 and Pin 16 for V<sub>ISO</sub>.

To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The recommended capacitor values are 0.1  $\mu F$  and 10  $\mu F$  for  $V_{\rm DD1}$ . The smaller capacitor must have a low ESR; for example, use of a ceramic capacitor is advised.

Note that the total lead length between the ends of the low ESR capacitor and the input power supply pin must not exceed 2 mm. Installing the bypass capacitor with traces more than 2 mm in length may result in data corruption. Consider bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 unless both common ground pins are connected together close to the package.




Figure 23. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur affects all pins equally on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the absolute maximum ratings for the device (specified in Table 19), thereby leading to latch-up and/or permanent damage.

The ADuM5200/ADuM5201/ADuM5202 is a power device that dissipates approximately 1 W of power when fully loaded and running at maximum speed. Because it is not possible to apply a heat sink to an isolation device, the device primarily depends on heat dissipation into the PCB through the GND pins. If the device is used at high ambient temperatures, provide a thermal path from the GND pins to the PCB ground plane. The board layout in Figure 23 shows enlarged pads for Pin 2, Pin 8, Pin 9, and Pin 15. Multiple vias should be implemented from the pad to the ground plane to significantly reduce the temperature inside the chip. The dimensions of the expanded pads are at the discretion of the designer and depend on the available board space.

## **START-UP BEHAVIOR**

The ADuM5200/ADuM5201/ADuM5202 do not contain a soft start circuit. Take the start-up current and voltage behavior into account when designing with this device.

When power is applied to  $V_{DD1}$ , the input switching circuit begins to operate and draw current when the UVLO minimum voltage is reached. The switching circuit drives the maximum available power to the output until it reaches the regulation voltage where PWM control begins. The amount of current and time this takes depends on the load and the  $V_{DD1}$  slew rate.

With a fast  $V_{\rm DD1}$  slew rate (200  $\mu s$  or less), the peak current draws up to 100 mA/V of  $V_{\rm DD1}$ . The input voltage goes high faster than the output can turn on; therefore, the peak current is proportional to the maximum input voltage.

With a slow  $V_{DD1}$  slew rate (in the millisecond range), the input voltage is not changing quickly when  $V_{DD1}$  reaches the UVLO minimum voltage. The current surge is approximately 300 mA because  $V_{DD1}$  is nearly constant at the 2.7 V UVLO voltage. The behavior during startup is similar to when the device load is a short circuit; these values are consistent with the short-circuit current shown in Figure 12.

When starting the device for  $V_{\rm ISO} = 5$  V operation, do not limit the current available to the  $V_{\rm DD1}$  power pin to less than 300 mA. The ADuM5200/ADuM5201/ADuM5202 devices may not be able to drive the output to the regulation point if a current-limiting device clamps the  $V_{\rm DD1}$  voltage during startup. As a result, the ADuM5200/ADuM5201/ADuM5202 devices can draw large amounts of current at low voltage for extended periods of time.


The output voltage of the ADuM5200/ADuM5201/ADuM5202 exhibits  $V_{\rm ISO}$  overshoot during startup. If this could potentially damage components attached to  $V_{\rm ISO}$ , then a voltage-limiting device, such as a Zener diode, can be used to clamp the voltage. Typical behavior is shown in Figure 17 and Figure 18.

### **EMI CONSIDERATIONS**

The dc-to-dc converter section of the ADuM5200/ADuM5201/ ADuM5202 devices must operate at 180 MHz to allow efficient power transfer through the small transformers. This creates high frequency currents that can propagate in circuit board ground and power planes, causing edge emissions and dipole radiation between the primary and secondary ground planes. Grounded enclosures are recommended for applications that use these devices. If grounded enclosures are not possible, follow good RF design practices in the layout of the PCB. See the AN-0971 Application Note for board layout recommendations.

### **PROPAGATION DELAY PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output may differ from the propagation delay to a logic high.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM5200/ADuM5201/ADuM5202 component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM5200/ ADuM5201/ADuM5202 components operating under the same conditions.

### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than 1  $\mu$ s, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than about 5  $\mu$ s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 24) by the watchdog timer circuit.

The limitation on the magnetic field immunity of the ADuM5200/ ADuM5201/ADuM5202 is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM5200/ADuM5201/ADuM5202 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \Sigma \pi r_n^2; n = 1, 2, \dots, N$$

where:

 $\beta$  is the magnetic flux density (gauss).

*N* is the number of turns in the receiving coil.

 $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM5200/ ADuM5201/ADuM5202 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 25.




Figure 25. Maximum Allowable External Magnetic Flux Density

## Data Sheet

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM5200/ ADuM5201/ADuM5202 transformers. Figure 26 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM5200/ADuM5201/ ADuM5202 are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted, a 0.5 kA current placed 5 mm away from the ADuM5200/ADuM5201/ADuM5202 is required to affect the operation of the component.




Figure 26. Maximum Allowable Current for Various Current-to-ADuM5200/ADuM5201/ADuM5202 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. Exercise care in the layout of such traces to avoid this possibility.

### **POWER CONSUMPTION**

The  $V_{DD1}$  power supply input provides power to the *i*Coupler data channels as well as to the power converter. For this reason, the quiescent currents drawn by the data converter and the primary and secondary input/output channels cannot be determined separately. All of these quiescent power demands have been combined into the  $I_{DD1 (Q)}$  current shown in Figure 27. The total  $I_{DD1}$  supply current is the sum of the quiescent operating current, dynamic current  $I_{DD1 (D)}$  demanded by the I/O channels, and any external  $I_{ISO}$  load.

## ADuM5200/ADuM5201/ADuM5202




Figure 27. Power Consumption Within the ADuM5200/ADuM5201/ADuM5202

Both dynamic input and output current is consumed only when operating at channel speeds higher than the rate of  $f_r$ . Because each channel has a dynamic current determined by its data rate, Figure 19 shows the current for a channel in the forward direction, which means that the input is on the primary side of the part. Figure 20 shows the current for a channel in the reverse direction, which means that the input is on the secondary side of the part. Both figures assume a typical 15 pF load. The following relationship allows the total  $I_{DD1}$  current to be calculated:

$$I_{DD1} = (I_{ISO} \times V_{ISO})/(E \times V_{DD1}) + \sum I_{CHn}; n = 1 \text{ to } 4$$
(1)

where:

*I*<sub>DD1</sub> is the total supply input current.

 $I_{CHn}$  is the current drawn by a single channel determined from Figure 19 or Figure 20, depending on channel direction.  $I_{ISO}$  is the current drawn by the secondary side external loads. E is the power supply efficiency at 100 mA load from Figure 9 at the V<sub>ISO</sub> and V<sub>DD1</sub> condition of interest.

Calculate the maximum external load by subtracting the dynamic output load from the maximum allowable load.

$$I_{ISO (LOAD)} = I_{ISO (MAX)} - \sum I_{ISO (D)n}; n = 1 \text{ to } 4$$
(2)

where:

 $I_{ISO(LOAD)}$  is the current available to supply an external secondary side load.

 $I_{\rm ISO\,(MAX)}$  is the maximum external secondary side load current available at  $V_{\rm ISO}.$ 

 $I_{ISO(D)n}$  is the dynamic load current drawn from V<sub>ISO</sub> by an input or output channel, as shown in Figure 19 and Figure 20. Data is presented assuming a typical 15 pF load.

The preceding analysis assumes a 15 pF capacitive load on each data output. If the capacitive load is larger than 15 pF, the additional current must be included in the analysis of  $I_{DD1}$  and  $I_{ISO (LOAD)}$ .

To determine  $I_{DD1}$  in Equation 1, additional primary side dynamic output current ( $I_{AOD}$ ) is added directly to  $I_{DD1}$ . Additional secondary side dynamic output current ( $I_{AOD}$ ) is added to  $I_{ISO}$  on a per-channel basis.

To determine  $I_{ISO (LOAD)}$  in Equation 2, additional secondary side output current ( $I_{AOD}$ ) is subtracted from  $I_{ISO (MAX)}$  on a per-channel basis.

For each output channel with  $C_L$  greater than 15 pF, the additional capacitive supply current is given by

$$I_{AOD} = 0.5 \times 10^{-3} \times ((C_L - 15) \times V_{ISO}) \times (2f - f_r); f > 0.5 f_r \quad (3)$$

where:

C<sub>L</sub> is the output load capacitance (pF).

V<sub>ISO</sub> is the output supply voltage (V).

*f* is the input logic signal frequency (MHz); it is half of the input data rate expressed in units of Mbps.

 $f_r$  is the input channel refresh rate (Mbps).

# CURRENT LIMIT AND THERMAL OVERLOAD PROTECTION

The ADuM5200/ADuM5201/ADuM5202 are protected against damage due to excessive power dissipation by thermal overload protection circuits. Thermal overload protection limits the junction temperature to a maximum of 150°C (typical). Under extreme conditions (that is, high ambient temperature and power dissipation), when the junction temperature starts to rise above 150°C, the PWM is turned off, reducing the output current to zero. When the junction temperature drops below 130°C (typical), the PWM turns on again, restoring the output current to its nominal value.

Consider the case where a hard short from  $V_{ISO}$  to ground occurs. At first, the ADuM5200/ADuM5201/ADuM5202 reach their maximum current, which is proportional to the voltage applied at  $V_{DD1}$ . Power dissipates on the primary side of the converter (see Figure 12). If self-heating of the junction becomes great enough to cause its temperature to rise above 150°C, thermal shutdown activates, turning off the PWM, and reducing the output current to zero. As the junction temperature cools and drops below 130°C, the PWM turns on, and power dissipates again on the primary side of the converter, causing the junction temperature to rise to 150°C again. This thermal oscillation between 130°C and 150°C causes the part to cycle on and off as long as the short remains at the output.

Thermal limit protections are intended to protect the device against accidental overload conditions. For reliable operation, externally limit device power dissipation to prevent junction temperatures from exceeding 130°C.

### **POWER CONSIDERATIONS**

The ADuM5200/ADuM5201/ADuM5202 power input, data input channels on the primary side and data input channels on the secondary side are all protected from premature operation by UVLO circuitry. Below the minimum operating voltage, the power converter holds its oscillator inactive and all input channel drivers and refresh circuits are idle. Outputs remain in a high impedance state to prevent transmission of undefined states during power-up and power-down operations. During application of power to  $V_{DD1}$ , the primary side circuitry is held idle until the UVLO preset voltage is reached. At that time, the data channels initialize to their default low output state until they receive data pulses from the secondary side.

When the primary side is above the UVLO threshold, the data input channels sample their inputs and begin sending encoded pulses to the inactive secondary output channels. The outputs on the primary side remain in their default low state because no data comes from the secondary side inputs until secondary power is established. The primary side oscillator also begins to operate, transferring power to the secondary power circuits.

The secondary  $V_{\rm ISO}$  voltage is below its UVLO limit at this point; the regulation control signal from the secondary is not being generated. The primary side power oscillator is allowed to free run in this circumstance, supplying the maximum amount of power to the secondary, until the secondary voltage rises to its regulation setpoint. This creates a large inrush current transient at  $V_{\rm DD1}$ .

When the regulation point is reached, the regulation control circuit produces the regulation control signal that modulates the oscillator on the primary side. The  $V_{DD1}$  current is reduced and is then proportional to the load current. The inrush current is less than the short-circuit current shown in Figure 12. The duration of the inrush current depends on the  $V_{ISO}$  loading conditions and the current available at the  $V_{DD1}$  pin.

As the secondary side converter begins to accept power from the primary, the  $V_{\rm ISO}$  voltage starts to rise. When the secondary side UVLO is reached, the secondary side outputs are initialized to their default low state until data is received from the corresponding primary side input. It can take up to 1  $\mu s$  after the secondary side is initialized for the state of the output to correlate with the primary side input.

Secondary side inputs sample their state and transmit it to the primary side. Outputs are valid about 1  $\mu$ s after the secondary side becomes active.

Because the rate of charge of the secondary side power supply is dependent on loading conditions and the input voltage level and the output voltage level selected, take care with the design to allow the converter sufficient time to stabilize before valid data is required.

When power is removed from  $V_{DD1}$ , the primary side converter and coupler shut down when the UVLO level is reached. The secondary side stops receiving power and starts to discharge. The outputs on the secondary side hold the last state that they received from the primary side. Either the UVLO level is reached and the outputs are placed in their high impedance state, or the outputs detect a lack of activity from the primary side inputs and the outputs are set to their default low value before the secondary power reaches UVLO.

### THERMAL ANALYSIS

The ADuM5200/ADuM5201/ADuM5202 consist of four internal die, attached to a split lead frame with two die attach paddles. For the purposes of thermal analysis, it is treated as a thermal unit with the highest junction temperature reflected in the  $\theta_{JA}$  value in Table 14. The value of  $\theta_{JA}$  is based on measurements taken with the part mounted on a JEDEC standard 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM5200/ADuM5201/ADuM5202 operate at full load across the full temperature range without derating the output current. However, following the recommendations in the PCB Layout section decreases the thermal resistance to the PCB, allowing increased thermal margin at high ambient temperatures.

### **INCREASING AVAILABLE POWER**

The ADuM5200/ADuM5201/ADuM5202 are designed with the capability of running in combination with other compatible *iso*Power devices. The RC<sub>IN</sub> and RC<sub>SEL</sub> pins allow the ADuM5200/ADuM5201/ADuM5202 to receive a PWM signal from another device through the RC<sub>IN</sub> pin and act as a slave to that control signal. The RC<sub>SEL</sub> pin chooses whether the part acts as a standalone self-regulated device or a slave device. When the ADuM5200/ADuM5201/ADuM5202 act as a slave, their power is regulated by a PWM signal coming from a master device. This allows multiple *iso*Power parts to be combined in parallel while sharing the load equally. When the ADuM5200/ADuM5201/ADuM5201/ADuM5201/ADuM5201/ADuM5201/ADuM5201/ADuM5201/ADuM5201/ADuM5201/ADuM5201/ADuM5201/ADuM5201/ADuM5201/ADuM5201/ADuM5202 are configured as standalone units, they generate their own PWM feedback signal to regulate themselves.

#### Table 26. Configurations for Power and Data Channels

The ADuM5000 can act as a master or a slave device, the ADuM5401, ADuM5402, ADuM5403, and ADuM5404 can only be master/standalone, and the ADuM520x can only be a slave/standalone device. This means that the ADuM5000, ADuM520x, and ADuM5401 to ADuM5404 can only be used in certain master/slave combinations as listed in Table 25.

#### Table 25. Allowed Combinations of *iso* Power Parts

	Slave				
Master	ADuM5000	ADuM520x	ADuM5401 to ADuM5404		
ADuM5000	Yes	Yes	No		
ADuM520x	No	No	No		
ADuM5401 to ADuM5404	Yes	Yes	No		

The allowed combinations of master and slave configured parts listed in Table 25 is sufficient to make any combination of power and channel count.

Table 26 illustrates how *iso*Power devices can provide many combinations of data channel count and multiples of the single unit power.

	Number of Data Channels							
<b>Power Units</b>	0 Channels	2 Channels	4 Channels	6 Channels				
1-Unit Power	ADuM5000 master	ADuM520x master	ADuM5401 to ADuM5404 master	ADuM5401 to ADuM5404 master				
				ADuM121x				
2-Unit Power	ADuM5000 master	ADuM5000 master	ADuM5401 to ADuM5404 master	ADuM5401 to ADuM5404 master				
	ADuM5000 slave	ADuM520x slave	ADuM520x slave	ADuM520x slave				
3-Unit Power	ADuM5000 master	ADuM5000 master	ADuM5401 to ADuM5404 master	ADuM5401 to ADuM5404 master				
	ADuM5000 slave	ADuM5000 slave	ADuM5000 slave	ADuM520x slave				
	ADuM5000 slave	ADuM520x slave	ADuM5000 slave	ADuM5000 slave				

## ADuM5200/ADuM5201/ADuM5202

### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM5200/ ADuM5201/ADuM5202.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 20 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition, and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than a 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM5200/ADuM5201/

ADuM5202 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 28, Figure 29, and Figure 30 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the maximum working voltage recommended by Analog Devices. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 20 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases.

Any cross-insulation voltage waveform that does not conform to Figure 29 or Figure 30 should be treated as a bipolar ac waveform and its peak voltage limited to the 50-year lifetime voltage value listed in Table 20. The voltage presented in Figure 29 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.








Figure 29. Unipolar AC Waveform






Figure 30. DC Waveform

## **Data Sheet**

## **OUTLINE DIMENSIONS**



Dimensions shown in millimeters and (inches)

### **ORDERING GUIDE**

Model <sup>1, 2</sup>	Number of Inputs, V <sub>DD1</sub> Side	Number of Inputs, V <sub>DD2</sub> Side		Propagation	Maximum Pulse Width Distortion (ns)	Temperature Range	5	Package Option
ADuM5200ARWZ	2	0	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM5200CRWZ	2	0	25	70	3	–40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM5201ARWZ	1	1	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM5201CRWZ	1	1	25	70	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM5202ARWZ	0	2	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM5202CRWZ	0	2	25	70	3	–40°C to +105°C	16-Lead SOIC_W	RW-16

<sup>1</sup> Z = RoHS Compliant Part.

<sup>2</sup> Tape and reel are available. The additional -RL suffix designates a 13-inch (1,000 units) tape and reel option.

## NOTES

## NOTES