

Low Noise, Low Drift, Low Power, 3-Axis MEMS Accelerometers

Data Sheet **[ADXL354](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[/ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf)**

FEATURES

Hermetic package offers optimal long-term stability 0 g offset vs. temperature (all axes): 0.15 mg/°C maximum Ultralow noise spectral density, all axes: 22.5 μg/√Hz Low power, V_{SUPPLY} (LDO regulator enabled) **ADXL354 in measurement mode: 150 μA ADXL355 in measurement mode: 200 μA ADXL354/ADXL355 in standby mode: 21 μA ADXL354 has user adjustable analog output bandwidth ADXL355 digital output features Digital SPI and I2C interfaces supported 20-bit ADC Data interpolation routine for synchronous sampling Programmable high- and low-pass digital filters Electromechanical self test Integrated temperature sensor Voltage range options VSUPPLY with internal regulators: 2.25 V to 3.6 V V1P8ANA, V1P8DIG with internal LDO regulator bypassed: 1.8 V typical ± 10% Operating temperature range: −40°C to +125°C [14-terminal, 6 mm × 5.6 mm × 2.2 mm, LCC package](#page--1-0)**

APPLICATIONS

Inertial measurement units (IMUs)/attitude and heading reference systems (AHRSs) Platform stabilization systems Structural health monitoring Seismic imaging Tilt sensing Robotics Condition monitoring

GENERAL DESCRIPTION

The analog output ADXL354 and the digital output ADXL355 are low noise density, low 0 *g* offset drift, low power, 3-axis accelerometers with selectable measurement ranges. The ADXL354B supports the ±2 *g* and ±4 *g* ranges, the ADXL354C supports the ±2 *g* and ±8 *g* ranges, and the ADXL355 supports the ± 2 *g*, ± 4 *g*, and ± 8 *g* ranges. The ADXL354/ADXL355 offer industry leading noise, minimal offset drift over temperature, and long-term stability enabling precision applications with minimal calibration.

Highly integrated in a compact form factor, the low power ADXL355 is ideal in an Internet of Things (IoT) sensor node and other wireless product designs.

The ADXL355 multifunction pin names may be referenced by their relevant function only for either the serial peripheral interface (SPI) or I²C interface.

1 Protected by U.S. Patents 8,472,270; 9,041,462; 8,665,627; 8,917,099; 6,892,576; 9,297,825; and 7,956,621.

Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADXL354_355.pdf&product=ADXL354%20ADXL355&rev=B)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2016–2020 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

ADXL354/ADXL355

TABLE OF CONTENTS

REVISION HISTORY

4/2018—Rev. 0 to Rev. A

8/2016—Revision 0: Initial Version

SPECIFICATIONS ANALOG OUTPUT FOR THE ADXL354

T_A = 25°C, V_{SUPPLY} = 3.3 V, x-axis acceleration and y-axis acceleration = 0 *g*, and z-axis acceleration = 1 *g*, unless otherwise noted.

Table 1.

Data Sheet **[ADXL354](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[/ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf)**

1 The resonant frequency is a sensor characteristic.

² Repeatability is predicted for a 10 year life and includes shifts due to the high temperature operating life test (HTOL) (T_A = 150°C, V_{SUPPLY} = 3.6 V, and 1000 hours), temperature cycling (−55°C to +125°C and 1000 cycles), velocity random walk, broadband noise, and temperature hysteresis. Repeatability in relation to time follows the square root law. For example, to obtain offset repeatability of the x-axis for 2.5 years, use the following equation: ± 2 mg $\times \sqrt{(2.5 \text{ years}/10 \text{ years})} = \pm 1$ mg.

³ The temperature change is −40°C to +25°C, or +25°C to +125°C.

⁴ The VRE measurement is the shift in dc offset while the device is subject to 2.5 g rms of random vibration from 50 Hz to 2 kHz. The device under test (DUT) is configured for the ± 2 g range and an output data rate of 4 kHz. The VRE scales with the range setting.

⁵ Based on characterization.

 6 The noise spectral density for ±8 g range is estimated by design to be 50% more than that of the ±2 g range.
⁷ Overall transfer function includes the sensor mechanical response and all other filters on the signal c

Overall transfer function includes the sensor mechanical response and all other filters on the signal chain.

8 The self test result converted to the acceleration value is independent of the selected range.

⁹ When V1P8ANA and V1P8D1G are generated internally, V_{5UPPLY} is valid. To disable the LDO regulator and drive V1P8ANA and V1P8D1G externally, connect V_{5UPPLY} to Vss.
¹⁰ Standby to measurement mode. This specificati

DIGITAL OUTPUT FOR THE ADXL355

 $T_A = 25^{\circ}$ C, V_{SUPPLY} = 3.3 V, x-axis acceleration and y-axis acceleration = 0 *g*, and z-axis acceleration = 1 *g*, and output data rate (ODR) = 500 Hz, unless otherwise noted. Note that multifunction pin names may be referenced by their relevant function only.

Table 2.

[ADXL354](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[/ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf) Data Sheet

1 Characterized but not 100% tested.

² Repeatability is predicted for a 10 year life and includes shifts due to the HTOL (T_A = 150°C, V_{SUPPLY} = 3.6 V, and 1000 hours), temperature cycling (-55°C to +125°C and 1000 cycles), velocity random walk, broadband noise, and temperature hysteresis. Repeatability in relation to time follows the square root law. For example, to obtain offset repeatability of the x-axis for 2.5 years, use the following equation: ±2 mg × $\sqrt{(2.5 \text{ years}/10 \text{ years})} = \pm 1 \text{ mg}$.

³ The temperature change is −40°C to +25°C or +25°C to +125°C.

⁴ The VRE measurement is the shift in dc offset while the device is subject to 2.5 g rms random vibration from 50 Hz to 2 kHz. The DUT is configured for the ± 2 g range and an output data rate of 4 kHz. The VRE scales with the range setting.

5 Based on characterization.

6 The self test result converted to the acceleration value is independent of the selected range.

⁷ When V_{1P8ANA} and V_{1P8DIG} are generated internally, V_{SUPPLY} is valid. To disable the LDO regulator and drive V_{1P8ANA} and V_{1P8DIG} externally, connect V_{SUPPLY} to V_{SS}.
⁸ Standby to measurement mode. This sp

⁸ Standby to measurement mode. This specification is valid when the output is within 1 mg of final value.

SPI DIGITAL INTERFACE CHARACTERISTICS FOR THE ADXL355

Note that multifunction pin names may be referenced only by their relevant function.

Figure 3. SPI Interface Timing Diagram

I 2 C DIGITAL INTERFACE CHARACTERISTICS FOR THE ADXL355

Note that multifunction pin names may be referenced by their relevant function only.

Table 4.

Figure 4. I2 C Interface Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 5.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. ψ_{JB} is the junction to board thermal resistance.

Table 6. Thermal Resistance

1 Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with four thermal vias. See JEDEC JESD51.

RECOMMENDED SOLDERING PROFILE

[Figure 5](#page-8-4) and [Table 7 p](#page-8-5)rovide details about the recommended soldering profile.

Table 7. Recommended Soldering Profile

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 8. ADXL354 Pin Function Descriptions

Table 9. ADXL355 Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

All figures include data for multiple devices and multiple lots, and they were taken in the ± 2 *g* range and T_A = 25°C, unless otherwise noted. Fo[r Figure 52,](#page-18-0) the ODR is derived from a master clock, with a frequency of 1.024 MHz and ±1.4% device to device variation (similar to ODR device to device variation). For a given device, however, clock frequency variation over the temperature range (−40°C to +125°C) is no more than ±1.2%, guaranteed by design.

Figure 11. ADXL355 Frequency Response for X-Axis at 4 kHz ODR

Figure 12. ADXL355 Frequency Response for Y-Axis at 4 kHz ODR

Figure 13. ADXL355 Frequency Response for Z-Axis at 4 kHz ODR

Figure 14. ADXL354 Zero g Offset Normalized Relative to 25°C vs. Temperature, X-Axis

Figure 17. ADXL354 Sensitivity Normalized Relative to 25°C vs. Temperature X-Axis

Figure 18. ADXL354 Sensitivity Normalized Relative to 25°C vs. Temperature Y-Axis

Figure 19. ADXL354 Sensitivity Normalized Relative to 25°C vs. Temperature Z-Axis

Data Sheet **[ADXL354](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[/ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf)**

[ADXL354](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[/ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf) Data Sheet

Figure 22. ADXL354 Zero g Offset Histogram at 25°C, Z-Axis

Figure 25. ADXL354 Sensitivity Histogram at 25°C, Z-Axis

Data Sheet **[ADXL354](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[/ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf)**

 Z -Axis Orientation = +1 g

[ADXL354](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[/ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf) Data Sheet

Figure 33. ADXL355 Zero g Offset Normalized Relative to 25°C vs. Temperature, Y-Axis

Figure 35. ADXL355 Sensitivity Normalized Relative to 25°C vs. Temperature X-Axis

Figure 36. ADXL355 Sensitivity Normalized Relative to 25°C vs. Temperature Y-Axis

Figure 37. ADXL355 Sensitivity Normalized Relative to 25°C vs. Temperature Z-Axis

Figure 38. ADXL355 Zero g Offset Histogram at 25°C, X-Axis

Figure 39. ADXL355 Zero g Offset Histogram at 25°C, Y-Axis

Figure 40. ADXL355 Zero g Offset Histogram at 25°C, Z-Axis

Data Sheet **[ADXL354](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[/ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf)**

15.0

[ADXL354/](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf) Data Sheet

1.35 0.006 TEMPERATURE SENSOR OUTPUT LINEAR OFFSET TEMPERATURE SENSOR OUTPUT (V) **TEMPERATURE SENSOR OUTPUT (V) 1.25 0.004** OFFSET_(V) **LINEAR OFFSET (V) 0.002 1.15 1.05 0** LINEAR **0.95 –0.002 0.85 –0.004 0.75 –0.006** 4205-249 14205-249 **–40 –20 0 20 80 40 100 120 60 TEMPERATURE (°C)**

Figure 50. ADXL354 Temperature Sensor Output and Linear Offset vs. **Temperature**

Figure 52. ADXL355 Output Data Rate (Internal Clock) Histogram

2500 5 2300 4 3 2100 LINEAR OFFSET (LSB) 2 1900 1 1700 0 1500 –1 1300 –2 W۷ **1100 –3 900 –4 TEMPERATURE SENSOR OUTPUT LINEAR OFFSET 700 –5** 1205-250 14205-250 **–40 –20 0 20 80 40 100 120 60**

TEMPERATURE SENSOR OUTPUT (LSB)

TEMPERATURE SENSOR

OUTPUT (LSB)

TEMPERATURE (°C) Figure 53. ADXL355 Temperature Sensor Output and Linear Offset vs. **Temperature**

Data Sheet **[ADXL354](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[/ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf)**

ROOT ALLAN VARIANCE (RAV) ADXL355 CHARACTERISTICS

All figures include data for multiple devices and multiple lots, and they were taken in the ±2 *g* range, unless otherwise noted.

Figure 56. ADXL355 RAV, Y-Axis

THEORY OF OPERATION

The ADXL354 is a complete 3-axis, ultralow noise and ultrastable offset microelectromechanical systems (MEMS) accelerometer with outputs ratiometric to the analog 1.8 V supply, V_{1P8ANA} . The ADXL355 adds three high resolution analog-to-digital converters (ADCs) that use the analog 1.8 V supply as a reference to provide digital outputs insensitive to the supply voltage. The ADXL354B is pin selectable for ±2 *g* or ±4 *g* full scale, the ADXL354C is pin selectable for ± 2 *g* or ± 8 *g* full scale, and the ADXL355 is programmable for ± 2 *g*, ± 4 *g*, or ± 8 *g* full scale. The ADXL355 offers both SPI and I²C communications ports.

The micromachined, sensing elements are fully differential, comprising the lateral x-axis and y-axis sensors and the vertical, teeter totter z-axis sensors. The x-axis and y-axis sensors and the z-axis sensors go through separate signal paths that minimize

offset drift and noise. The signal path is fully differential, except for a differential to single-ended conversion at the analog outputs of the ADXL354.

The analog accelerometer outputs of the ADXL354 are ratiometric to V1P8ANA. Therefore, digitize them carefully. The temperature sensor output is not ratiometric. The X_{OUT}, Y_{OUT}, and Z_{OUT} analog outputs are filtered internally with an antialiasing filter. These analog outputs also have an internal 32 k Ω series resistor that can be used with an external capacitor to set the bandwidth of the output.

The ADXL355 includes antialias filters before and after the high resolution Σ-Δ ADC. User-selectable output data rates and filter corners are provided. The temperature sensor is digitized with a 12-bit successive approximation register (SAR) ADC.

APPLICATIONS INFORMATION **ANALOG OUTPUT**

[Figure 58 s](#page-21-3)hows the ADXL354 application circuit. The analog outputs (X_{OUT} , Y_{OUT} , and Z_{OUT}) are ratiometric to the 1.8 V analog voltage from the V_{1P8ANA} pin. V_{1P8ANA} can be powered with an on-chip LDO regulator that is powered from V_{SUPPLY} . V_{1P8ANA} can also be supplied externally by forcing V_{SUPPLY} to Vss, which disables the LDO regulator. Due to the ratiometric response, the analog output requires referencing to the V_{1P8ANA} supply when digitizing to achieve the inherent noise and offset performance of the ADXL354. The 0 *g* bias output is nominally equal to V_{1P8ANA}/2. The recommended option is to use the ADXL354 with a ratiometric ADC (for example, the Analog Devices, Inc.[, AD7682\)](https://www.analog.com/AD7682?doc=ADXL354_355.pdf) and V_{1P8ANA} providing the voltage reference. This configuration results in self cancellation of errors due to minor supply variations.

The ADXL354 outputs two forms of filtering: internal antialiasing filtering with a cutoff frequency of approximately 1.5 kHz, and external filtering. The external filter uses a fixed, on-chip, 32 kΩ resistance in series with each output in conjunction with the external capacitors to implement the low-pass filter antialiasing and noise reduction prior to the external ADC. The antialias filter cutoff frequency must be significantly higher than the desired signal bandwidth. If the antialias filter corner is too low, ratiometricity can degrade where the signal attenuation is different from the reference attenuation.

DIGITAL OUTPUT

[Figure 59 s](#page-21-4)hows the ADXL355 application circuit with the recommended bypass capacitors. The communications interface is either SPI or I²C (see th[e Serial Communications](#page-25-0) section for additional information).

The ADXL355 includes an internal configurable digital bandpass filter. Both the high-pass and low-pass poles of the filter are adjustable, as detailed in th[e Filter Settings Register s](#page-37-0)ection an[d Table 44.](#page-37-3) At power-up, the default conditions for the filters are as follows:

- High-pass filter $(HPF) = dc$ (off)
- Low-pass filter (LPF) = 1000 Hz
- Output data rate = 4000 Hz

Z

AXES OF ACCELERATION SENSITIVITY

[Figure 60 s](#page-22-5)hows the axes of acceleration sensitivity. Note that the output voltage increases when accelerated along the sensitive axis.

Figure 60. Axes of Acceleration Sensitivity

POWER SEQUENCING

There are two methods for applying power to the device. Typically, internal LDO regulators generate the 1.8 V power for the analog and digital supplies, V_{1P8ANA} and V_{1P8DIG}, respectively. Optionally, the internal LDO regulators can be disabled and V1P8ANA and V1P8DIG are driven by external 1.8 V supplies.

When using the internal LDO regulators, connect VSUPPLY to a voltage source between 2.25 V and 3.6 V. In this case, the recommended power sequence is to apply power to V_{DDIO}, followed by applying power to V_{SUPPLY} approximately 10 μs later. If necessary, V_{SUPPLY} and V_{DDIO} can be powered from the same voltage source, so that both are powered at the same time. However, VSUPPLY cannot be powered before VDDIO.

To disable the internal LDO regulators, tie V_{SUPPLY} to ground and use external 1.8 V supplies to power V_{1P8ANA} and V_{1P8DIG}. V_{1P8ANA} and V1P8DIG must have the same voltage level. The maximum acceptable tolerance between the external V_{1P8ANA} and V_{1P8DIG} voltage levels is 50 mV. In the case of bypassing the LDO regulators, the recommended power sequence is to apply power to V_{DDIO} , followed by applying power to V_{1P8DIG} approximately 10 µs later, and then applying power to V_{1P8ANA} approximately 10 μ s later. If necessary, V_{1P8DIG} and V_{DDIO} can be powered from the same external 1.8 V supply, which can also be tied to $V_{1P8} and with$ proper isolation, so that all are powered at the same time. In this case, proper decoupling and low frequency isolation are important to maintain the noise performance of the sensor.

POWER SUPPLY DESCRIPTION

The ADXL354/ADXL355 have four different power supply domains: V_{SUPPLY}, V_{1P8ANA}, V_{1P8DIG}, and V_{DDIO}. The internal analog and digital circuitry operates at 1.8 V nominal.

Vsupply

 V_{SUPPLY} is 2.25 V to 3.6 V, which is the input range to the two LDO regulators that generate the nominal 1.8 V outputs for V_{1P8ANA} and V_{1P8DIG}. Connect V_{SUPPLY} to V_{SS} to disable the LDO regulators, which allows driving V_{1P8ANA} and V_{1P8DIG} from an external source.

V1P8ANA

All sensor and analog signal processing circuitry operates in this domain. Offset and sensitivity of the analog output ADXL354 are ratiometric to this supply voltage. When using external ADCs, use V_{1P8ANA} as the reference voltage The ADXL354 includes ADCs that are ratiometric to V_{1P8ANA}, thereby rendering the offset and sensitivity of the digital output ADXL354 insensitive to the value of V1P8ANA. V1P8ANA can be an input or an output as defined by the state of the V_{SUPPLY} voltage.

V1P8DIG

V1P8DIG is the supply voltage for the internal logic circuitry. A separate LDO regulator decouples the digital supply noise from the analog signal path. V_{1P8ANA} can be an input or an output as defined by the state of the V_{SUPPLY} voltage. If driven externally, V1P8DIG must be the same voltage as the V1P8ANA voltage.

V_{DDIO}

The V_{DDIO} value determines the logic high levels. On the analog output ADXL354, VDDIO sets the logic high level for the self test pins, ST1 and ST2, as well as the STBY pin. On the digital output ADXL355, V_{DDIO} sets the logic high level for communications interface ports, as well as the interrupt and DRDY outputs.

The LDO regulators are operational when VSUPPLY is between 2.25 V and 3.6 V. V_{1P8ANA} and V_{1P8DIG} are the regulator outputs in this mode. Alternatively, when tying V_{SUPPLY} to V_{SS}, V_{1P8ANA} and V1P8DIG are supply voltage inputs with a 1.62 V to 1.98 V range.

OVERRANGE PROTECTION

The maximum nominal measurement range for the ADXL354/ ADXL355 is ±8 *g*. Do not subject the device to (or use the device in) applications or assembly processes that reasonably expect to exceed this level of acceleration, particularly for long durations or on an ongoing basis. In such applications, the [ADXL356/](https://www.analog.com/ADXL356?doc=ADXL354_355.pdf) [ADXL357 o](https://www.analog.com/ADXL357?doc=ADXL354_355.pdf)ffer higher *g* ranges that may be better suited for such applications.

To avoid electrostatic capture of the proof mass when the accelerometer is subject to input acceleration beyond its fullscale range, all sensor drive clocks turn off for 0.5 ms. In the ±2 *g* range setting, the overrange protection activates for input signals beyond approximately ± 8 *g* (± 25 %), and for the ± 4 *g* and ± 8 *g* range settings, the threshold corresponds to about ±16 *g* (±25%).

When overrange protection occurs, the X_{OUT} , Y_{OUT} , and Z_{OUT} pins on the ADXL354 begin to drive to midscale, whereas the ADXL355 floats toward zero, and the first in, first out (FIFO) buffer begins filling with this data.

SELF TEST

The ADXL354 and ADXL355 incorporate a self test feature that effectively tests their mechanical and electronic systems simultaneously. Enabling self test stimulates the sensor electrostatically to produce an output corresponding to the test signal applied as well as the mechanical force exerted.

[ADXL354/](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf) Data Sheet

In the ADXL354, drive the ST1 pin to V_{DDIO} to invoke self test mode. Then, by driving the ST2 pin to V_{DDIO}, the ADXL354 applies an electrostatic force to the mechanical sensor and induces a change in output in response to the force. The self test delta (or response) is the difference in output voltages between when ST2 is high vs. ST2 is low, while ST1 is asserted. After the self test measurement is complete, bring both pins low to resume normal operation.

The self test operation is similar in the ADXL355, except ST1 and ST2 can be accessed through the SELF_TEST register (Register 0x2E).

The self test feature rejects externally applied acceleration and only responds to the self test force, which allows an accurate measurement of the self test, even in the presence of external mechanical noise. When the self test feature is not used, both ST1 and ST2 must be kept low.

FILTER

The ADXL354/ADXL355 use an analog, low-pass, antialiasing filter to reduce out of band noise and to limit bandwidth. The ADXL355 provides further digital filtering options to maintain optimal noise performance at various ODRs.

The analog, low-pass antialiasing filter in the ADXL354/ADXL355 provides a fixed 3 dB bandwidth of approximately 1.5 kHz, the frequency at which the voltage output response is attenuated by approximately 30%. The shape of the filter response in the frequency domain is that of a sinc filter. While the analog antialiasing filter attenuates the output response around and above its cutoff frequency, the MEMS sensor has a resonance at 2.4 kHz and mechanically amplifies the output response at around 1 kHz and above. These competing trends are apparent in the overall transfer function of the ADXL354, as shown in [Figure 8](#page-11-1) to [Figure 10.](#page-11-2) Therefore, the overall 3 dB bandwidth of the ADXL354 is 1.9 kHz.

The ADXL354 x-axis, y-axis, and z-axis analog outputs include an amplifier followed by a series 32 k Ω resistor and output to the X_{OUT}, the Y_{OUT}, and the Z_{OUT} pins, respectively.

The ADXL355 provides an internal 20-bit, Σ-Δ ADC to digitize the filtered analog signal. Additional digital filtering (beyond the analog, low-pass, antialiasing filter) consists of a low-pass digital decimation filter and a bypassable high-pass filter that supports output data rates between 4 kHz and 3.9 Hz. The decimation filter consists of two stages. The first stage is fixed decimation with a 4 kHz ODR and a low-pass filter cutoff (3 dB) at about 1 kHz. A variable second stage decimation filter is used for the 2 kHz output data rate and below (it is bypassed for 4 kHz ODR). [Figure 61](#page-23-1) shows the low-pass filter response with a 1 kHz corner (4 kHz ODR) for the ADXL355. Note that [Figure 61 d](#page-23-1)oes not include the fixed frequency analog, low-pass, antialiasing filter with a fixed 3 dB bandwidth of approximately 1.5 kHz.

The ADXL355 pass band of the signal path relates to the combined filter responses, including the analog filter previously described, and the digital decimation filter/ODR setting[. Table 10 s](#page-24-0)hows the

delay associated with the decimation filter for each setting and provides the attenuation at the ODR/4 corner.

The ADXL355 also includes an optional digital high-pass filter with a programmable corner frequency. By default, the highpass filter is disabled. The high-pass corner frequency, where the output is attenuated by 50%, is related to the ODR, and the HPF_CORNER setting in the filter register (Register 0x28, Bits[6:4])[. Table 11 s](#page-24-1)hows the HPF_CORNER response. Figure 62 an[d Figure 63](#page-23-3) show the simulated high-pass filter pass-band and delay responses for a 9.88 Hz cutoff.

Figure 63. High-Pass Filter Delay Response for a 4 kHz ODR and an HPF_CORNER Setting of 001 (Register 0x28, Bits[6:4])

The ADXL355 also includes an interpolation filter after the decimation filters that produces oversampled/upconverted data and provides an external synchronization option. See th[e Data](#page-38-0) [Synchronization](#page-38-0) section for more details[. Table 12](#page-24-2) shows the delay and attenuation relative to the programmed ODR.

Table 10. Digital Filter Group Delay and Profile

Group delay is the digital filter delay from the input to the ADC until data is available at the interface (see th[e Filter s](#page-23-0)ection). This delay is the largest component of the total delay from sensor to serial interface.

Table 11. Digital High-Pass Filter Response

Table 12. Combined Digital Interpolation Filter and Decimation Filter Response

SERIAL COMMUNICATIONS

The 4-wire serial interface communicates in either the SPI or I 2 C protocol. The interface affectively autodetects the format being used, requiring no configuration control to select the format.

The ADXL355 multifunction pins are referred to by a single function of the pin, for example, CS, when only that function is relevant.

SPI PROTOCOL

SCLK MOSI

CS

MISO

SCLK

CS

MOSI MISO

Wire the ADXL355 for SPI communication as shown in the connection diagram i[n Figure 64.](#page-25-3) The SPI protocol timing is shown in [Figure 66 t](#page-25-4)[o Figure 69.](#page-25-5) The timing scheme follows the clock polarity (CPOL) = 0 and clock phase (CPHA) = 0. The SPI clock speed ranges from 100 kHz to 10 MHz.

SPI BUS SHARING

Use a gated buffer on the SCLK line for the ADXL355 device to achieve the ultralow noise performance and possibly offset shift when the ADXL355 must share a SPI bus with another slave device. This gated SCLK allows the clock signal through only when the chip select (CS) line is low. See [Figure 65](#page-25-6) for the example circuit that provides this type of protection.

Figure 69. SPI Timing Diagram—Multibyte Write

I 2 C PROTOCOL

The ADXL355 supports point to point I²C communication. However, when sharing an SDA bus, the ADXL355 may prevent communication with other devices on that bus. If at any point, even when the ADXL355 is not being addressed, the 0x3A and 0x3B bytes (when the ADXL355 device address is set to 0x1D), or the 0xA6 and 0xA7 bytes (when the ADXL355 device address is set to 0x53) are transmitted on the SDA bus, the ADXL355 responds with an acknowledge bit and pulls the SDA line down. For example, this response can occur when reading or writing the data bytes (0x3A/0x3B or 0xA6/0xA7) to another sensor on the bus. When the ADXL355 pulls the SDA line down, communication with other devices on the bus may be interrupted. To resolve this interruption, the ADXL355 must be connected to a separate SDA bus, or the $\overline{\text{CS}}$ /SCL pin must be switched high when communication with the ADXL355 is not desired (it is normally grounded).

The ADXL355 supports standard (100 kHz), fast (up to 1 MHz) and high speed (up to 3.4 MHz) data transfer modes when the bus parameters in [Table 4 a](#page-7-2)re met. There is no minimum SCL frequency, with the exception that, when reading data, the clock must be fast enough to read an entire sample set before new data overwrites it. Single-byte or multiple byte reads/writes are supported. With the MISO/ASEL pin low, the I²C address for the device is $0x1D$ and an alternate I²C address of $0x53$ can be chosen by pulling the MISO/ASEL pin high.

There are no internal pull-up or pull-down resistors for any unused pins. Therefore, there is no known state or default state for the pins if left floating or unconnected. It is required that SCLK/V_{SSIO} be connected to ground when communicating to the ADXL355 using I^2C .

Due to communication speed limitations, the maximum output data rate when using the 400 kHz I²C mode is 800 Hz, and it scales linearly with a change in the I²C communication speed. For example, using I²C at 100 kHz limits the maximum ODR to 200 Hz. Operation at an output data rate above the recommended

maximum may result in an undesirable effect on the acceleration data, including missing samples or additional noise.

[Figure 70 t](#page-26-2)o [Figure 72 d](#page-26-3)etail the I²C protocol timing. The I²C interface can be used on most buses operating in I^2C standard mode (100 kHz), fast mode (400 kHz), fast mode plus (1 MHz), and high speed mode (3.4 MHz). The ADXL355 I²C device ID is as follows:

- $MISO/ASEL$ pin = 0, device address = $0x1D$
- $MISO/ASEL$ pin = 1, device address = $0x53$

READING ACCELERATION OR TEMPERATURE DATA FROM THE INTERFACE

Acceleration data is left justified and has a register address order of most significant data to least significant data, which allows the user to use multibyte transfers and to take only as much data as required—8 bits, 16 bits, or 20 bits, plus the marker. Temperature data is 12 bits unsigned, right justified. The ADXL355 temperature value is split over two bytes, but is not double buffered, meaning the value can update between readings of the two registers. The data in XDATA, YDATA, and ZDATA is always the most recent available. It is not guaranteed that XDATA, YDATA, and ZDATA form a set corresponding to one sample point in time. The routine used to retrieve the data from the device controls this data set continuity. If data transfers are initiated when the DATA_RDY bit goes high and completes in a time approximately equal to 1/ODR, XDATA, YDATA, and ZDATA apply to the same data set.

For multibyte read or write transactions through either serial interface, the internal register address auto-increments. When the top of the register address range, 0x3FF, is reached, the autoincrement stops and does not wrap back to Address 0x00.

The address auto-increment function disables when the FIFO address is used, so that data can be read continuously from the FIFO as a multibyte transaction. In cases where the starting address of a multibyte transaction is less than the FIFO address, the address auto-increments until reaching the FIFO address, and then stops at the FIFO address.

[ADXL354/](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf) Data Sheet

FIFO

The FIFO operates in a stream mode. That is, when the FIFO overruns, new data overwrites the oldest data in the FIFO. A read from the FIFO address guarantees that the three bytes associated with the acceleration measurement on an axis all pertain to the same measurement. The FIFO never overflows, and the data is always taken out in sets (multiples of three data points).

There are 96 21-bit locations in the FIFO. Each location contains 20 bits of data and a marker bit for the x-axis data. A single-byte read from the FIFO address pops one location from the FIFO. A multibyte read to the FIFO location pops the FIFO on the read of the first byte and every third byte read thereafter.

[Figure 73 s](#page-27-1)hows the organization of the data in the FIFO. The acceleration data is twos complement, 20-bit data. The FIFO control logic inserts the two virtual bits (0b00) between the data bits and the empty indicator bit. Bit 1 indicates that an attempt was made to read an empty FIFO, and that the data is not valid acceleration data. Bit 0 is a marker bit to identify the x-axis, which allows a user to verify that the FIFO data was correctly read. An acceleration data point for a given axis occupies one FIFO location. The read pointer, RD_PTR, points to the oldest stored data that was not read already from the interface (see [Figure 73\)](#page-27-1). There are no physical x-acceleration, y-acceleration, or z-acceleration data registers. The data read from data registers (Register 0x08 to Register 0x10) also comes directly from the most recent data set in the FIFO, which is pointed to by the z pointer, Z_PTR, (se[e Figure 73\)](#page-27-1).

Figure 73. FIFO Data Organization

INTERRUPTS

The status register (Register 0x04) contains five individual bits, four of which can be mapped to the INT1 pin, the INT2 pin, or both. The polarity of the interrupt, active high or active low, is also selectable via the INT_POL bit in the range (Register 0x2C) register. In general, the status register clears when read, but this is not the case if the condition that caused the interrupt persists after the read of the register. The definition of persist varies slightly in each case, but it is described in th[e DATA_RDY,](#page-28-1) [DRDY Pin,](#page-28-2) [FIFO_FULL,](#page-28-3) [FIFO_OVR,](#page-28-4) an[d Activity](#page-28-5) sections. The DRDY pin is similar to an interrupt pins (INTx) but clears differently. This case is also described.

DATA_RDY

The DATA_RDY bit is set when new acceleration data is available to the interface and clears on a read of the status register. This bit is not set again until acceleration data that is newer than the status register read is available.

Special logic on the clearing of the DATA_RDY bit covers the corner case where new data arrives during the read of the status register. In this case, the data ready condition may be missed completely. This logic results in a delay of the clearing of DATA_RDY of up to four 512 kHz cycles.

DRDY PIN

The DRDY pin is not a status register bit. DRDY instead behaves similar to an unmaskable interrupt. DRDY is set when new acceleration data is available to the interface. DRDY clears on a read of the FIFO, on a read of XDATA, YDATA, or ZDATA, or by an autoclear function that occurs approximately halfway between output acceleration data sets.

DRDY is always active high. The INT_POL bit does not affect DRDY. In external synchronization modes (EXT_SYNC = 01, EXT_SYNC = 10), the first few DRDY pulses after initial synchronization can be lost or corrupted. The length of this potential corruption is equal to or less than the group delay. Therefore, the samples within one group delay is lost or corrupted after the first synchronization signal. Depending on the decimation setting and interpolation setting (see [Table 12\)](#page-24-2), between one and three samples after the first synchronization pulse is lost, provided that all the restrictions set in th[e External](#page-28-7) [Synchronization and Interpolation](#page-28-7) section is met.

FIFO_FULL

The FIFO_FULL bit is set when the entries in the FIFO are equal to the setting of the FIFO_SAMPLES bits. FIFO_FULL clears as follows:

- If the number of entries in the FIFO is less than the number of samples indicated by the FIFO_SAMPLES bits, which is only the case if sufficient data is read from the FIFO.
- On a read of the status register, but only when the entries in the FIFO are less than the FIFO_SAMPLES bits.

FIFO_OVR

The FIFO_OVR bit is set when the FIFO is so far overrange that data is lost. The specified size of the FIFO is 96 locations. The FIFO_OVR bit is set only when there is an attempt to write past this 96-location limit.

A read of the status register clears FIFO_OVR. FIFO_OVR is not set again until data is lost subsequent to this status register read.

ACTIVITY

The activity bit (Register 0x04, Bit 3) is set when the measured acceleration on any axis is above the value set in the ACT_ THRESH bits for ACT_COUNT consecutive measurements. An overthreshold condition can shift from one axis to another on successive measurements and is still counted toward the consecutive ACT_COUNT count.

A read of the status register clears the activity bit (Register 0x04, Bit 3), but the bit sets again at the end of the next measurement if the activity bit (Register 0x04, Bit 3) conditions are still satisfied.

NVM_BUSY

The NVM_BUSY bit indicates that the nonvolatile memory (NVM) controller is busy and, therefore, the NVM cannot be accessed to read or write. The interrupt functionality requires the NVM_BUSY bit to be cleared to function.

A status register read that occurs after the NVM controller is no longer busy clears NVM_BUSY.

EXTERNAL SYNCHRONIZATION AND INTERPOLATION

There are four possible synchronization options for the ADXL355, three of which are shown i[n Figure 74 t](#page-30-0)o [Figure 76.](#page-30-1) For clarity, the clock frequencies and delays are drawn to scale. The labels in [Figure 74](#page-30-0) t[o Figure 76](#page-30-1) are defined as follows:

- Internal ODR is the alignment of the decimated output data based on the internal clock.
- ADC modulator clock shows the internal master clock rate.
- DRDY is an output indicator signaling a sample is ready.

The four possible synchronization options are as follows:

- No external synchronization (internal clocks used)
- Synchronization with an external synchronization signal and internal clock, interpolation filter enabled
- Synchronization with external synchronization and clock signals, no interpolation filter
- Synchronization with external synchronization and clock signals, interpolation filter enabled

EXT_SYNC = 00, EXT_CLK = 0—No External Synchronization or Interpolation

This is the default mode of operation for the device. The sensor runs on an internal ODR and an internal clock that is generated by an internal oscillator. The internal ODR serves as the synchronization master, which generates the data. Register 0x28 is used to program the ODR. No external signals are required, and this mode is used typically when the external processor retrieves data from the device asynchronously and absolute synchronization to an external source is not required.

The device outputs DRDY (active high) to signal that a new sample is available, and data is retrieved from the real-time registers or the FIFO. The group delay is based on the decimation setting, as shown i[n Table 10.](#page-24-0) This mode is shown in [Figure 74.](#page-30-0)

EXT_SYNC = 10, EXT_CLK = 0—External Synchronization with Interpolation

Synchronization using interpolation filters and an external ODR clock is commonly used when the external processor can provide a synchronization signal that is asynchronous to the internal clock, SYNC, at the desired ODR. In this case, an interpolation filter provides additional time resolution of 64 times the programmed ODR (see [Table 12\)](#page-24-2). Synchronization with the interpolation filter enabled (EXT $SYNC = 10$) allows the sensor to operate on an internal clock and output data most closely associated with the SYNC rising edge.

The advantage of this mode is that data is available at an arbitrary user defined SYNC sample rate and is asynchronous to the internal clock oscillator. The maximum sample rate cannot exceed 4000 SPS. The disadvantage of this mode is that the group delay is increased, with increased attenuation at the band edge. Additionally, because there is a limit to the time resolution, there is some distortion related to the mismatch of the external synchronization relative to the internal clock oscillator. This mismatch degrades spectral performance. The group delay is based on the decimation setting and interpolation setting (see [Table 12\)](#page-24-2). [Figure 75 s](#page-30-2)chematically shows the timings in this mode, an[d Table 13](#page-29-0) shows the delay between the SYNC signal (input) and DRDY (output).

Table 13. EXT_SYNC = 10, DRDY Delay

EXT_SYNC = 01, EXT_CLK = 1—External Synchronization and External Clock, No Interpolation Filter

When configured for EXT _SYNC = 01 and EXT _CLK = 1 (sync register, see [Table 47\)](#page-38-3), the user must supply an external clock (enabled via the EXT_CLK bit) at 1.024 MHz on the INT2 pin (Pin 13) and an external synchronization signal, SYNC, on the DRDY pin (Pin 14), as shown i[n Table 14.](#page-30-3) If configured in this mode and an external clock is not supplied, the device does not process any data and reading from the output results in null values. This mode is schematically shown i[n Figure 76.](#page-30-1)

Special restrictions when using this mode include the following:

- The external clock frequency on INT2 (Pin 13, se[e Table 14\)](#page-30-3) must be 1.024 MHz.
- The pulse width of the SYNC signal must be at least 3.91 μs, which represents four cycles of the external clock $(4 \div 1.024 \text{ MHz} = -3.91 \text{ \mu s}).$
- The phase of SYNC must meet an approximate 25 ns setup time to the external clock rising edge.

When using the EXT_SYNC mode and without providing the SYNC signal, the device runs on its own internal ODR. Similarly, after external synchronization, the device continues to run synchronized to the last SYNC pulse it received, which means that EXT_SYNC = 01 mode can be used with only a single synchronization pulse.

For more information about the lost sample i[n Figure 76,](#page-30-1) see th[e DRDY Pin](#page-28-2) section.

EXT_SYNC = 10, EXT_CLK = 1—External Synchronization and External Clock, with Interpolation Filter

This mode can be used to run the device on an external clock and synchronization with an arbitrary sample rate set by the SYNC signal rate. Conditions for external SYNC and external clock signals is the same as $EXT_SYNC = 01$, $EXT_CLK = 1$ mode. The interpolation filter provides a frequency resolution related to the ODR (see [Table 12\)](#page-24-2). In this case, the data provided corresponds to the external SYNC signal, which can be greater than the set ODR and less than 4000 SPS, but the output pass band remains the same it was prior to the interpolation filter.

Table 14. Multiplexing of INT2 and DRDY

1 No INT2, even though it is enabled.

² DRDY routing through the INT_MAP register takes precedence over the default, per Table 14.
³ No DRDY ³ No DRDY.

Figure 76. EXT_SYNC = 01, EXT_CLK = 1, External Synchronization, External Clock, No Interpolation Filter

ADXL355 REGISTER MAP

Note that while configuring the ADXL355 in an application, all configuration registers must be programmed before enabling measurement mode in the POWER_CTL register. When the ADXL355 is in measurement mode, only the following configurations can change: the HPF_CORNER bits in the filter register, the INT_MAP register, the ST1 and ST2 bits in the SELF_TEST register, and the reset register.

Table 15. ADXL355 Register Map

REGISTER DEFINITIONS

This section describes the functions of the ADXL355 registers. The ADXL355 powers up with the default register values, as shown in the reset column of [Table 15.](#page-31-1)

ANALOG DEVICES ID REGISTER

This register contains the Analog Devices ID, 0xAD.

Address: 0x00, Reset: 0xAD, Name: DEVID_AD

Table 16. Bit Descriptions for DEVID_AD

ANALOG DEVICES MEMS ID REGISTER

This register contains the Analog Devices MEMS ID, 0x1D.

Address: 0x01, Reset: 0x1D, Name: DEVID_MST

Table 17. Bit Descriptions for DEVID_MST

DEVICE ID REGISTER

This register contains the device ID, 0xED (355 octal).

Address: 0x02, Reset: 0xED, Name: PARTID

Table 18. Bit Descriptions for PARTID

PRODUCT REVISION ID REGISTER

This register contains the product revision ID, beginning with 0x00 and incrementing for each subsequent revision.

Address: 0x03, Reset: 0x01, Name: REVID

Table 19. Bit Descriptions for REVID

STATUS REGISTER

This register includes bits that describe the various conditions of the ADXL355.

Address: 0x04, Reset: 0x00, Name: Status

Table 20. Bit Descriptions for Status

[ADXL354](https://www.analog.com/adxl354?doc=adxl354_355.pdf)[/ADXL355](https://www.analog.com/adxl355?doc=adxl354_355.pdf) Data Sheet

FIFO ENTRIES REGISTER

This register indicates the number of valid data samples present in the FIFO buffer. This number ranges from 0 to 96.

Address: 0x05, Reset: 0x00, Name: FIFO_ENTRIES

Table 21. Bit Descriptions for FIFO_ENTRIES

TEMPERATURE DATA REGISTERS

These two registers contain the uncalibrated temperature data. The nominal intercept is 1885 LSB at 25°C and the nominal slope is −9.05 LSB/°C. TEMP2 contains the four most significant bits, and TEMP1 contains the eight least significant bits of the 12-bit value. The ADXL355 temperature value is not double buffered, meaning the value can update between reading of the two registers.

Address: 0x06, Reset: 0x00, Name: TEMP2

Table 22. Bit Descriptions for TEMP2

Address: 0x07, Reset: 0x00, Name: TEMP1

Table 23. Bit Descriptions for TEMP1

X-AXIS DATA REGISTERS

These three registers contain the x-axis acceleration data. Data is left justified and formatted as twos complement.

Address: 0x08, Reset: 0x00, Name: XDATA3

Table 24. Bit Descriptions for XDATA3

Address: 0x09, Reset: 0x00, Name: XDATA2

Table 25. Bit Descriptions for XDATA2

Address: 0x0A, Reset: 0x00, Name: XDATA1

Table 26. Bit Descriptions for XDATA1

Y-AXIS DATA REGISTERS

These three registers contain the y-axis acceleration data. Data is left justified and formatted as twos complement.

Address: 0x0B, Reset: 0x00, Name: YDATA3

Table 27. Bit Descriptions for YDATA3

Address: 0x0C, Reset: 0x00, Name: YDATA2

Table 28. Bit Descriptions for YDATA2

Address: 0x0D, Reset: 0x00, Name: YDATA1

Table 29. Bit Descriptions for YDATA1

Z-AXIS DATA REGISTERS

These three registers contain the z-axis acceleration data. Data is left justified and formatted as twos complement.

Address: 0x0E, Reset: 0x00, Name: ZDATA3

Table 30. Bit Descriptions for ZDATA3

Address: 0x0F, Reset: 0x00, Name: ZDATA2

Table 31. Bit Descriptions for ZDATA2

Address: 0x10, Reset: 0x00, Name: ZDATA1

Table 32. Bit Descriptions for ZDATA1

FIFO ACCESS REGISTER

Address: 0x11, Reset: 0x00, Name: FIFO_DATA

Read this register to access data stored in the FIFO.

Table 33. Bit Descriptions for FIFO_DATA

X-AXIS OFFSET TRIM REGISTERS

Address: 0x1E, Reset: 0x00, Name: OFFSET_X_H

Table 34. Bit Descriptions for OFFSET_X_H

Address: 0x1F, Reset: 0x00, Name: OFFSET_X_L

Table 35. Bit Descriptions for OFFSET_X_L

Y-AXIS OFFSET TRIM REGISTERS

Address: 0x20, Reset: 0x00, Name: OFFSET_Y_H

Table 36. Bit Descriptions for OFFSET_Y_H

Address: 0x21, Reset: 0x00, Name: OFFSET_Y_L

Table 37. Bit Descriptions for OFFSET_Y_L

Z-AXIS OFFSET TRIM REGISTERS

Address: 0x22, Reset: 0x00, Name: OFFSET_Z_H

Table 38. Bit Descriptions for OFFSET_Z_H

Address: 0x23, Reset: 0x00, Name: OFFSET_Z_L

Table 39. Bit Descriptions for OFFSET_Z_L

ACTIVITY ENABLE REGISTER

Address: 0x24, Reset: 0x00, Name: ACT_EN

Table 40. Bit Descriptions for ACT_EN

ACTIVITY THRESHOLD REGISTERS

Address: 0x25, Reset: 0x00, Name: ACT_THRESH_H

Table 41. Bit Descriptions for ACT_THRESH_H

Address: 0x26, Reset: 0x00, Name: ACT_THRESH_L

Table 42. Bit Descriptions for ACT_THRESH_L

ACTIVITY COUNT REGISTER

Address: 0x27, Reset: 0x01, Name: ACT_COUNT

Table 43. Bit Descriptions for ACT_COUNT

FILTER SETTINGS REGISTER

Address: 0x28, Reset: 0x00, Name: Filter

Use this register to specify parameters for the internal high-pass and low-pass filters.

Table 44. Bit Descriptions for Filter

FIFO SAMPLES REGISTER

Address: 0x29, Reset: 0x60, Name: FIFO_SAMPLES

Use the FIFO_SAMPLES value to specify the number of samples to store in the FIFO. The default value of this register is 0x60 to avoid triggering the FIFO watermark interrupt.

Table 45. Bit Descriptions for FIFO_SAMPLES

INTERRUPT PIN (INTx) FUNCTION MAP REGISTER

Address: 0x2A, Reset: 0x00, Name: INT_MAP

The INT_MAP register configures the interrupt pins. Bits[7:0] select which functions generate an interrupt on the INT1 and INT2 pins. Multiple events can be configured. If the corresponding bit is set to 1, the function generates an interrupt on the interrupt pins.

Table 46. Bit Descriptions for INT_MAP

DATA SYNCHRONIZATION

Address: 0x2B, Reset: 0x00, Name: Sync

Use this register to control the external timing triggers.

Table 47. Bit Descriptions for Sync

I 2 C SPEED, INTERRUPT POLARITY, AND RANGE REGISTER

Address: 0x2C, Reset: 0x81, Name: Range

Table 48. Bit Descriptions for Range

POWER CONTROL REGISTER

Address: 0x2D, Reset: 0x01, Name: POWER_CTL

Table 49. Bit Descriptions for POWER_CTL

SELF TEST REGISTER

Address: 0x2E, Reset: 0x00, Name: SELF_TEST

Refer to th[e Self Test s](#page-22-4)ection for more information on the operation of the self test feature.

RESET REGISTER

Address: 0x2F, Reset: 0x00, Name: Reset

Table 51. Bit Descriptions for Reset

In case of a software reset, an unlikely race condition may occur in products with REVID = 0x01 or earlier. If the race condition occurs, some factory settings in the NVM load incorrectly to shadow registers (the registers from which the internal logic configures the sensor and calculates the output after a power-on or a software reset). The incorrect loading of the NVM affects overall performance of the sensor, such as an incorrect *0 g* bias and other performance issues. The incorrect loading of NVM does not occur from a power-on or after a power cycle. To guarantee reliable operation of the sensor after a software reset, the user can access the shadow registers after a power-on, read and store the values on the host microprocessor, and compare the values read from the same shadow registers after a software reset. This method guarantees proper operation in all devices and under all conditions. The recommended steps are as follows:

1. Read the shadow registers, Register 0x50 to Register 0x54 (five 8-bit registers) after power-up, but before any software reset.

2. Store these values in a host device (for example, a host microprocessor).

3. After each software reset, read the same five registers. If the values differ, perform a software reset again until they match.

PCB FOOTPRINT PATTERN

[Figure 77 s](#page-40-1)hows the PCB footprint pattern and dimensions in millimeters.

Figure 77. PCB Footprint Pattern and Dimensions in Millimeters