

[ADXL359](http://www.analog.com/ADXL359)

Low Noise, Low Drift, Low Power 3-Axis MEMS Accelerometer

FEATURES

- ► 0 *g* offset vs. temperature (all axes): 0.45 m*g*/°C typical
- ► Ultralow noise density (all axes): 80 µ*g*/√Hz
- \triangleright Low power, V_{SUPPIY} (LDO enabled)
	- ► In measurement mode: 200 µA
	- ► In standby mode: 21 µA
- ► Digital output features
	- ► Digital SPI and limited I2C interfaces supported
	- ► 20-bit ADC
	- ► Data interpolation routine for synchronous sampling
	- ► Programmable high-pass and low-pass digital filters
- ► Integrated temperature sensor
- ► Voltage range options
	- V_{SUPPLY} with internal regulators: 2.25 V to 3.6 V
	- V_{1P8ANA} , V_{1P8DIG} with internal LDO regulator bypassed: 1.8 V typical $±$ 10%
- ► Operating temperature range: −40°C to +125°C
- ► [14-terminal, 4 mm × 4 mm × 1.04 mm, LGA package](#page--1-0)

APPLICATIONS

- ► IMUs and altitude and heading reference systems (AHRSs)
- ► Platform stabilization systems
- ► Vibration sensing
- \triangleright Structural health monitoring
- \blacktriangleright Tilt sensing
- ► Robotics
- ► Condition monitoring

FUNCTIONAL BLOCK DIAGRAM

Figure 1. Functional Block Diagram

GENERAL DESCRIPTION

The digital output ADXL359¹ is a low noise density, low 0 *g* offset drift, low power, 3-axis microelectromechanical system (MEMS) accelerometer with selectable measurement ranges. The ADXL359 supports the ±10 *g*, ±20 *g*, and ±40 *g* ranges.

The ADXL359 offers industry leading noise, minimal offset drift over temperature, and long-term stability, enabling precision applications with minimal calibration.

The low drift, low noise, and low power ADXL359 enables accurate tilt measurement in an environment with high vibration, such as airborne inertial measurement units (IMUs). The low noise over higher frequencies is ideal for wireless condition monitoring.

The ADXL359 multifunction pin names may be referenced only by their relevant function for either the serial peripheral interface (SPI) or limited ²C interface.

¹ Protected by U.S. Patents 8,472,270; 9,041,462; 8,665,627; 8,917,099; 6,892,576; 9,297,825; and 7,956,621.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

[External Synchronization and Interpolation......22](#page-21-0) [Register Map... 25](#page-24-0) [Register Definitions... 26](#page-25-0) [Analog Devices ID Register............................. 26](#page-25-0) [Analog Devices MEMS ID Register..................26](#page-25-0) [Device ID Register... 26](#page-25-0) [Product Revision ID Register........................... 26](#page-25-0) [Status Register...26](#page-25-0) [FIFO Entries Register.......................................27](#page-26-0) [Temperature Data Registers............................ 27](#page-26-0) [X-Axis Data Registers...................................... 27](#page-26-0) [Y-Axis Data Registers...................................... 28](#page-27-0) [Z-Axis Data Registers...................................... 28](#page-27-0) [FIFO Access Register...................................... 29](#page-28-0) [X-Axis Offset Trim Registers............................ 29](#page-28-0) [Y-Axis Offset Trim Registers............................ 29](#page-28-0) [Z-Axis Offset Trim Registers............................ 30](#page-29-0) [Activity Enable Register................................... 30](#page-29-0) [Activity Threshold Registers.............................30](#page-29-0) [Activity Count Register.....................................31](#page-30-0) [Filter Settings Register.....................................31](#page-30-0) [FIFO Samples Register....................................31](#page-30-0) [Interrupt Pin \(INTx\) Function Map Register......32](#page-31-0) [Data Synchronization....................................... 32](#page-31-0) ¹²[C Speed, Interrupt Polarity, and Range](#page-31-0) [Register..32](#page-31-0) [Power Control Register.................................... 33](#page-32-0) [Self Test Register... 33](#page-32-0) [Reset Register..33](#page-32-0) [Recommended Soldering Profile.........................34](#page-33-0) [PCB Footprint Pattern... 35](#page-34-0) [Outline Dimensions... 36](#page--1-0) [Ordering Guide...36](#page--1-0) [Output Mode, Measurement Range, and](#page--1-0) [Specified Voltage Options.............................. 36](#page--1-0) [Evaluation Boards.. 36](#page--1-0)

REVISION HISTORY

6/2022—Revision 0: Initial Version

DIGITAL OUTPUT

T^A = 25°C, VSUPPLY = 3.3 V, x-axis acceleration and y-axis acceleration = 0 *g*, z-axis acceleration = 1 *g*, full-scale range = ±10 *g*, and output data rate (ODR) = 500 Hz, unless otherwise noted. Note that multifunction pin names may be referenced only by their relevant function.

Table 1.

¹ The temperature change is −40°C to +25°C or +25°C to +125°C.

² The VRE measurement is the shift in dc offset while the device is subject to 12.5 *g* rms random vibration from 50 Hz to 2 kHz. The device under test (DUT) is configured for the ±2 *g* range and an ODR of 4 kHz. The VRE scales with the range setting.

³ When V_{1P8ANA} and V_{1P8DIG} are generated internally, V_{SUPPLY} is valid. To disable the LDO regulator and drive V_{1P8ANA} and V_{1P8DIG} externally, connect V_{SUPPLY} to V_{SS}.

⁴ Standby to measurement mode; valid when the output is within 1 m*g* of the final value.

SPI CHARACTERISTICS

Table 2.

Figure 2. SPI Timing Diagram

I ²C DIGITAL INTERFACE CHARACTERISTICS

Note that multifunction pin names may be referenced only by their relevant function.

Table 3.

Table 3.

		Test Conditions/	I2C $HS = 0$ (Fast Mode)			I2C_HS = 1 (High Speed Mode)			
Parameter	Symbol	Comments	Min	Typ	Max	Min	Typ	Max	Unit
Acknowledge	LVDACK				450				ns
Output Fall Time	tF	Not shown in Figure 3	$20 \times (V_{DDIO}/5.5)$		120				ns
	\leftarrow \leftarrow t_{FDA} SDA $\mathrm{t_{SUSTA}} \mathrm{t_{HDSTA}} $ ⊷ SCL	l ⊲ → t _{sudat} \mapsto t _{hddat}	$ \blacktriangleleft t_{LOW} \blacktriangleright $ + $t_{HIGH} \blacktriangleright$ + \blacktriangleleft	t _{VDDAT} ⊩⊷ typpaT	t _{VDACK} t_{FCL} \rightarrow \mid \rightarrow \rightarrow \rightarrow \rightarrow t _{RCL}	t_{RDA} \rightarrow $ $ \rightarrow t_{BUF} \rightarrow $\frac{t_{SUSTO}}{t}$ ≀⊢	t _{SUSTA} ⊷ $\overline{\mathbb{S}}$		

Figure 3. I2C Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 4.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. ψ_{JB} is the junction to board thermal resistance.

Table 5. Thermal Resistance

¹ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with four thermal vias. See JEDEC JESD-51.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in and ESD-protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JESD22-A114.

Field induced charged-device model (FICDM) per ANSI/ESDA/JE-DEC JESD22-C101.

ESD Ratings for the ADXL359

Table 6. ADXL359, 14-Terminal LGA

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 7. Pin Function Descriptions

All figures include data for multiple devices and multiple lots, and these figures were taken in the ±10 *g* range, unless otherwise noted.

Figure 5. Normalized Frequency Response for X-Axis at 4 kHz ODR

Figure 6. Normalized Frequency Response for Y-Axis at 4 kHz ODR

Figure 7. Normalized Frequency Response for Z-Axis at 4 kHz ODR

Figure 8. X-Axis Zero g Offset Normalized Relative to 25°C vs. Temperature

Figure 9. Y-Axis Zero g Offset Normalized Relative to 25°C vs. Temperature

Figure 10. Z-Axis Zero g Offset Normalized Relative to 25°C vs. Temperature

Figure 11. X-Axis Change in Sensitivity Relative to 25°C vs. Temperature

Figure 12. Y-Axis Change in Sensitivity Relative to 25°C vs. Temperature

Figure 13. Z-Axis Change in Sensitivity Relative to 25°C vs. Temperature

Figure 20. VRE, X-Axis Offset from +1 g, ±10 g Range, X-Axis Orientation = −1 g

Figure 21. VRE, Y-Axis Offset from +1 g, ±10 g Range, Y-Axis Orientation = −1 g

Figure 22. VRE, Z-Axis Offset from +1 g, ±10 g Range, Z-Axis Orientation = −1 g

Figure 25. VRE, Z-Axis Offset from +1 g, ±40 g Range, Z-Axis Orientation = −1 g

Figure 26. Internal ODR Frequency Histogram

Figure 27. Temperature Sensor Output and Linearity Offset vs. Temperature

Figure 28. Total Supply Current at 25°C, 3.3 V

THEORY OF OPERATION

The ADXL359 is a complete 3-axis, ultralow noise and ultrastable offset MEMS accelerometer with outputs ratiometric to the analog 1.8 V supply, V_{1P8ANA} . The ADXL359 includes three high resolution ADCs that use the analog 1.8 V supply as a reference to provide digital outputs insensitive to the supply voltage. The ADXL359 is programmable for ±10 *g*, ±20 *g*, and ±40 *g* full scale. The ADXL359 offers both SPI and I2C communications ports.

The micromachined, sensing elements are fully differential, comprising the lateral x-axis and y-axis sensors and the vertical, teeter totter z-axis sensors. The x-axis and y-axis sensors and the z-axis sensors go through separate signal paths that minimize offset drift and noise. The signal path is fully differential.

The ADXL359 includes antialias filters before and after the high resolution Σ-Δ ADC. User-selectable output data rates and filter corners are provided. The temperature sensor is digitized with a 12-bit successive approximation register (SAR) ADC.

DIGITAL OUTPUT

The ADXL359 includes an internal configurable digital band-pass filter. Both the high-pass and low-pass poles of the filter are adjustable, as detailed in the [Filter Settings Register](#page-30-0) section and [Table](#page-30-0) [42](#page-30-0). At power-up, the default conditions for the filters are as follows:

- \blacktriangleright HPF = dc (off)
- \blacktriangleright LPF = 1000 Hz
- \triangleright ODR = 4000 Hz

AXES OF ACCELERATION SENSITIVITY

Figure 30 shows the axes of acceleration sensitivity. Note that the output voltage increases when accelerated along the sensitive axis.

Figure 30. Axes of Acceleration Sensitivity

POWER SEQUENCING

There are two methods for applying power to the device. Typically, internal LDO regulators generate the 1.8 V power for the analog and digital supplies, V_{1P8ANA} and V_{1P8DIG} , respectively. Optionally, connecting V_{SUPPLY} to V_{SS} and driving V_{1P8ANA} and V_{1P8DIG} with an external supply can supply V_{1P8ANA} and V_{1P8DIG} .

When using the internal LDO regulators, connect V_{SUPPLY} to a voltage source between 2.25 V to 3.6 V. In this case, V_{DDIO} and V_{SUPPLY} can be powered in parallel. V_{SUPPLY} must not exceed the V_{DDIO} voltage by greater than 0.5 V. If necessary, V_{DDIO} can be powered before V_{SUPPIY} .

When disabling the internal LDO regulators and using an external 1.8 V supply to power V_{1P8ANA} and V_{1P8DIG} , tie V_{SUPPLY} to ground and set V_{1P8ANA} and V_{1P8DIG} to the same final voltage level. In the case of bypassing the LDO regulators, the recommended power sequence is to apply power to V_{DDIO} , followed by V_{1P8DIG} approximately 10 µs after, and then V_{1P8ANA} approximately 10 µs later. If necessary, V_{1P8DIG} and V_{DDIO} can be powered from the same 1.8 V supply, which can also be tied to V_{1P8ANA} with proper isolation. In this case, proper decoupling and low frequency isolation are important to maintain the noise performance of the sensor.

POWER SUPPLY DESCRIPTION

The ADXL359 has four different power supply domains: V_{SUPPI} $_{\text{Y}}$, V_{1P8ANA} , V_{1P8DIG} , and V_{DDIO} . The internal analog and digital circuitry operates at 1.8 V nominal.

VSUPPLY

V_{SUPPLY} is 2.25 V to 3.6 V, which is the input range to the two LDO regulators that generate the nominal 1.8 V outputs for V_{1P8ANA} and V_{1P8DIG} . Connect V_{SUPPLY} to V_{SS} to disable the LDO regulators, which allows driving V_{1P8ANA} and V_{1P8DIG} from an external source.

V1P8ANA

All sensor and analog signal processing circuitry operates in this domain. The digital output ADXL359 includes ADCs that are ratiometric to V_{1P8ANA} , thereby rendering offset and sensitivity insensitive to the value of V_{1P8ANA} . V_{1P8ANA} can be an input or an output as defined by the state of the $V_{\text{SUPPI} \gamma}$ voltage.

V1P8DIG

 V_{1P8D1G} is the supply voltage for the internal logic circuitry. A separate LDO regulator decouples the digital supply noise from the analog signal path. V_{1P8ANA} can be an input or an output as defined by the state of the V_{SUPPLY} voltage. If driven externally, V_{1P8DIG} must be the same voltage as the V_{1P8ANA} voltage.

VDDIO

The V_{DDIO} value determines the logic high levels. For the digital outputs of the ADXL359, V_{DDIO} sets the logic high level for communications interface ports, as well as the interrupt and DRDY outputs.

The LDO regulators are operational when V_{SUPPLY} is between 2.25 V and 3.6 V. V_{1P8ANA} and V_{1P8DIG} are the regulator outputs in this mode. Alternatively, when tying V_{SUPPLY} to V_{SS} , V_{1P8ANA} and V_{1P8DIG} are supply voltage inputs with a 1.62 V to 1.98 V range.

OVERRANGE PROTECTION

To avoid electrostatic capture of the proof mass when the accelerometer is subject to input acceleration beyond its full-scale range, all sensor drive clocks turn off for 0.5 ms. In the ±10 *g* range setting, the overrange protection activates for input signals beyond approximately ±40 *g* (±25%), and for the ±20 *g* and ±40 *g* range settings, the threshold corresponds to about ±80 *g* (±25%).

When overrange protection occurs, the ADXL359 output floats toward zero, and the first in, first out (FIFO) buffer begins filling with this data.

SELF TEST

The ADXL359 incorporates a self test feature that effectively tests the mechanical and electronic system. Enabling self test stimulates the sensor electrostatically to produce an output corresponding to the test signal applied as well as the mechanical force exerted. Only the z-axis response is specified to validate the device functionality.

To perform a self test, set the ST1 bit in the SELF_TEST register (Register 0x2E) to invoke self test mode. For the initial self test value, with the ST2 bit set to Logic 0 (low), record the output. Then, by setting the ST2 bit to Logic 1 (high), record the output to produce the second self test value. With the ST2 and ST1 bits set to Logic 1, the ADXL359 applies an electrostatic force to the mechanical sensor and induces a change in output in response to the force. The self test delta (or response) is the difference in output of the z-axis when ST2 is high vs. ST2 is low. After the self test measurement is complete, clear both register bits low to resume normal operation.

The self test feature rejects externally applied acceleration and only responds to the self test force, which allows an accurate measurement of the self test, even in the presence of external mechanical noise.

FILTER

The ADXL359 uses an analog, low-pass, antialiasing filter to reduce out of band noise and to limit bandwidth at the output of the sensor. The ADXL359 provides further digital filtering options to maintain excellent noise performance at various ODRs.

The internal analog, low-pass antialiasing filter in the ADXL359 provides a fixed bandwidth of approximately 1.5 kHz, the frequency at which the output response is attenuated by approximately 50%. The shape of the filter response in the frequency domain is that of a sinc3 filter.

The ADXL359 provides an internal 20-bit, Σ-Δ ADC to digitize the filtered analog signal. Additional digital filtering (beyond the analog, low-pass, antialiasing filter) consists of a low-pass digital decimation filter and a bypassable high-pass filter that supports output data rates between 4 kHz and 3.906 Hz. The decimation filter consists of two stages. The first stage is fixed decimation with a 4 kHz ODR with a LPF cutoff (50% reduction in output response) at 1 kHz. A variable second stage decimation filter is used for the 2 kHz ODR and below (it is bypassed for 4 kHz ODR). Figure 31 shows the LPF response with a 1 kHz corner (4 kHz ODR) for the ADXL359. Note that Figure 31 does not include the fixed frequency analog, low-pass, antialiasing filter with a fixed bandwidth of approximately 1.5 kHz.

Figure 31. Digital LPF Response for 4 kHz ODR

The ADXL359 pass band of the signal path relates to the combined filter responses, including the analog filter previously described, and the digital decimation filter/ODR setting. [Table 8](#page-15-0) shows the delay associated with the decimation filter for each setting and provides the attenuation at the ODR/4 corner.

The ADXL359 also includes an optional digital high-pass filter with a programmable corner frequency. By default, the high-pass filter is disabled. The high-pass corner frequency, where the output is attenuated by 50%, is related to the ODR, and the HPF_CORNER setting in the filter register (Register 0x28, Bits[6:4]). [Table 9](#page-15-0) shows the HPF_CORNER response. Figure 32 and [Figure 33](#page-15-0) show the simulated high-pass filter response and delay for a 10 Hz cutoff.

The ADXL359 also includes an interpolation filter, after the decimation filters, that produces oversampled and upconverted data and provides an external synchronization option. See the [Data](#page-31-0) [Synchronization](#page-31-0) section for more details. [Table 10](#page-15-0) shows the delay and attenuation relative to the programmed ODR.

Figure 32. HPF Pass-Band Response for a 4 kHz ODR and an HPF_CORNER Setting of 001 (Register 0x28, Bits[6:4])

Group delay is the digital filter delay from the input to the ADC until data is available at the interface.

This delay is the largest component of the total delay from sensor to serial interface.

Figure 33. HPF Delay Response for a 4 kHz ODR and an HPF_CORNER Setting of 001 (Register 0x28, Bits[6:4])

Table 8. Digital Filter Group Delay and Profile

Table 9. Digital High-Pass Filter Response

Table 10. Combined Digital Interpolation Filter and Decimation Filter Response

Table 10. Combined Digital Interpolation Filter and Decimation Filter Response

SERIAL COMMUNICATIONS

The 4-wire serial interface communicates in either the SPI or ${}^{12}C$ protocol. It affectively autodetects the format being used, requiring no configuration control to select the format.

SPI PROTOCOL

Wire the ADXL359 for SPI communication as shown in the connection diagram in Figure 34. The SPI protocol timing is shown in Figure 35 to Figure 38. The timing scheme follows the clock polarity $(CPOL) = 0$ and clock phase $(CPHA) = 0$. The SPI clock speed ranges from 100 kHz to 10 MHz.

Figure 34. 4-Wire SPI Connection

Figure 38. SPI Timing Diagram—MultiByte Write

SERIAL COMMUNICATIONS

I ²C PROTOCOL

The ADXL359 supports point to point I²C communication. However, when sharing an SDA bus, the ADXL359 may prevent communication with other devices on that bus. If at any point, even when the ADXL359 is not being addressed, the 0x3A and 0x3B bytes (when the ADXL359 device ID is set to 0x1D) or the 0xA6 and 0xA7 bytes (when the ADXL359 device ID is set to 0x53) are transmitted on the SDA bus, the ADXL359 responds with an acknowledge bit and pulls the SDA line down. For example, this response can occur when reading or writing the data bytes (0x3A and 0x3B or 0xA6 and 0xA7) to another sensor on the bus. When the ADXL359 pulls the SDA line down, communication with other devices on the bus may be interrupted. To resolve this, the ADXL359 must be connected to a separate SDA bus, or the SCL pin must be switched high when communication with the ADXL359 is not desired (it is normally grounded).

The ADXL359 supports standard (100 kHz), fast (up to 1 MHz) and high speed (up to 3.4 MHz) data transfer modes when the bus parameters in [Table 3](#page-4-0) are met. There is no minimum SCL frequency, with the exception that, when reading data, the clock must be fast enough to read an entire sample set before new data overwrites it. Single- or multiple-byte reads and /writes are supported. With the ASEL pin low, the ²C address for the device is $0x1D$, and an alternate 1^2C address of 0x53 can be chosen by pulling the ASEL pin high.

There are no internal pull-up or pull-down resistors for any unused pins; therefore, there is no known state or default state for the pins if left floating or unconnected. It is required that $SCLK/V_{SSIO}$ be connected to ground when communicating to the ADXL359 using I ²C.

Due to communication speed limitations, the maximum output data rate when using the 400 kHz $1²C$ mode is 800 Hz, and it scales linearly with a change in the I^2C communication speed. For example, using I2C at 100 kHz limits the maximum ODR to 200 Hz. Operation at an ODR more than the recommended maximum may result in an undesirable effect on the acceleration data, including missing samples or additional noise.

Figure 39 to [Figure 41](#page-19-0) detail the I²C protocol timing. The I²C interface can be used on most buses operating in I^2C standard mode (100 kHz), fast mode (400 kHz), fast mode plus (1 MHz), and high speed mode (3.4 MHz). The ADXL359 I ²C device ID is as follows:

- \triangleright ASEL (pin) = 0, device address = 0x1D
- ► ASEL (pin) = 1, device address = $0x53$

If other devices are connected to the same ${}^{12}C$ bus, the nominal operating voltage level of these other devices cannot exceed V_{DDIO} by more than 0.3 V. External pull-up resistors, R_P , are necessary for proper I²C operation.

READING ACCELERATION OR TEMPERATURE DATA FROM THE INTERFACE

Acceleration data is left justified and has a register address order of the most significant data to the least significant data, which allows the user to use multibyte transfers and to take only as much data as required—either 8 bits, 16 bits, or 20 bits, plus the marker. Temperature data is 12 bits unsigned, right justified.

The ADXL359 temperature value is split over two bytes but is not double buffered, meaning the value can update between readings of the two registers. The data in XDATA, YDATA, and ZDATA registers is always the most recent available. It is not guaranteed that XDATA, YDATA, and ZDATA form a set corresponding to one sample point in time. The routine used to retrieve the data from the device controls this data set continuity. If data transfers are initiated when the DATA_RDY bit goes high and completes in a time approximately equal to 1/ODR, XDATA, YDATA, and ZDATA apply to the same data set.

For multibyte read or write transactions through either serial interface, the internal register address auto-increments. When the top of the register address range (0x3FF) is reached, the auto-increment stops and does not wrap back to Hexadecimal Address 0x00.

The address auto-increment function disables when the FIFO address is used so that data can be read continuously from the FIFO as a multibyte transaction. In cases where the starting address of a multibyte transaction is less than the FIFO address, the address auto-increments until reaching the FIFO address, and then stops at the FIFO address.

Figure 40. I2C Timing Diagram—Single-Byte Write

SERIAL COMMUNICATIONS

 $\text{sc}_2\text{sc}_3\text{sc}_4\text{sc}_5\text{sc}_5\text{sc}_5\text{sc}_5\text{sc}_5\text{sc}_5\text{sc}_5\text{sc}_6\text{sc}_5\text{sc}_6\text{sc}_7\text{sc$

Figure 41. I2C Timing Diagram—MultiByte Write

FIFO

The FIFO operates in stream mode; that is, when the FIFO overruns new data overwrites the oldest data in the FIFO. A read from the FIFO address guarantees that the three bytes associated with the acceleration measurement on an axis all pertain to the same measurement. If the FIFO never overflows, the data is always taken out in sets (multiples of three data points).

There are 96 21-bit locations in the FIFO. Each location contains 20 bits of data and a marker bit for the x-axis data. A single-byte read from the FIFO address pops one location from the FIFO. A multibyte read to the FIFO location pops the FIFO on the read of the first byte and every third byte read thereafter.

Figure 42 shows the organization of the data in the FIFO. The acceleration data is twos complement, 20-bit data. The FIFO control

logic inserts the two virtual bits (0b00) between the data bits and the empty indicator bit. Bit 1 indicates that an attempt was made to read an empty FIFO, and that the data is not valid acceleration data. Bit 0 is a marker bit to identify the x-axis, which allows a user to verify that the FIFO data was correctly read. An acceleration data point for a given axis occupies one FIFO location. The read pointer, RD PTR, points to the oldest stored data that was not read already from the interface (see Figure 42). There are no physical x-acceleration, y-acceleration, or z-acceleration data registers. This data also comes directly from the most recent data set in the FIFO, which is pointed to by the z pointer, Z PTR (see Figure 42).

Figure 42. FIFO Data Organization

INTERRUPTS

The status register (Register 0x04) contains five individual bits, four of which can be mapped to either the INT1 pin, the INT2 pin, or both. The polarity of the interrupt, active high or active low, is also selectable via the INT_POL bit in the range (Register 0x2C) register. In general, the status register clears when read, but this is not the case if the condition that caused the interrupt persists after the read of the register. The definition of persist varies slightly in each case, but it is described in the DATA_RDY, DRDY Pin, FIFO_FULL, FIFO_OVR, and Activity sections.

The DRDY pin is similar to the interrupt pins (INTx) but clears very differently, which is also described.

DATA_RDY

The DATA_RDY bit (Register 0x04, Bit 0) is set when new acceleration data is available to the interface. It clears on a read of the status register. It is not set again until acceleration data that is newer than the status register read is available.

Special logic on the clear of the DATA_RDY bit covers the corner case where new data arrives during the read of the status register. In this case, the data ready condition may be missed completely. This logic results in a delay of the clearing of the DATA_RDY bit of up to four 512 kHz cycles.

DRDY PIN

The DRDY pin (Pin 14) is not a status register bit. This pin instead behaves similar to an unmaskable interrupt. DRDY is set when new acceleration data is available to the interface. This pin clears on a read of the FIFO, on a read of the XDATA, YDATA, or ZDATA register, or by an autoclear function that occurs approximately halfway between output acceleration data sets.

DRDY is always active high. The INT POL bit does not affect DRDY. In external sync modes (EXT_SYNC = 01, EXT_SYNC = 10), the first few DRDY pulses after initial synchronization can be lost or corrupted. The length of this potential corruption is less than the group delay.

FIFO_FULL

The FIFO_FULL bit (Register 0x04, Bit 1) is set when the entries in the FIFO are equal to the setting of the FIFO_SAMPLES bits. The bit clears as follows:

- \blacktriangleright If the number of entries in the FIFO is less than the number of samples indicated by the FIFO_SAMPLES bits, which is only the case if sufficient data is read from the FIFO.
- \triangleright On a read of the status register, but only when the entries in the FIFO are less than the FIFO_SAMPLES bits.

FIFO_OVR

The FIFO OVR bit (Register 0x04, Bit 2) is set when the FIFO is so far overrange that data is lost. The specified size of the FIFO is 96 locations. The FIFO_OVR is set only when there is an attempt to write past this 96 location limit.

ACTIVITY

The activity bit (Register 0x04, Bit 3) is set when the measured acceleration on any axis is more than the ACT_THRESH bits, Bits[15:0], for ACT_COUNT, Bits[7:0], consecutive measurements. An overthreshold condition can shift from one axis to another on successive measurements and is still counted toward the consecutive ACT_COUNT count.

A read of the status register clears the activity bit, but it sets again at the end of the next measurement if the activity bit conditions are still satisfied.

NVM_BUSY

The NVM_BUSY bit (Register 0x04, Bit 1) indicates that the nonvolatile memory (NVM) controller is busy, and it cannot be accessed to read, write, or generate an interrupt.

A status register read that occurs after the NVM controller is no longer busy clears NVM_BUSY.

EXTERNAL SYNCHRONIZATION AND INTERPOLATION

There are three possible synchronization options for the ADXL359, shown in [Figure 43](#page-23-0) to [Figure 45](#page-23-0). For clarity, the clock frequencies and delays are drawn to scale. The labels in [Figure 43](#page-23-0) to [Figure 45](#page-23-0) are defined as follows:

- \triangleright Internal ODR is the alignment of the decimated output data based on the internal clock.
- ► ADC CLK shows the internal controller clock rate
- ► DRDY is an output indicator signaling a sample is ready.

The three modes are as follows:

- ► No external synchronization (internal clocks used)
- ► Synchronization with interpolation filter enabled.
- ► Sync with an external sync and clock signals, no interpolation filter

EXT_SYNC = 00—No External Sync or Interpolation

For this case, an internal clock that serves as the synchronization controller generates the data. No external signals are required, and this is used commonly when the external processor retrieves data from the device asynchronously and absolute synchronization to an external source is not required. Use Register 0x28 to program the ODR.

The device outputs a DRDY (active high) to signal that a new sample is available, and data is retrieved from the real-time registers or the FIFO. The group delay is based on the decimation setting as shown in [Table 8.](#page-15-0)

INTERRUPTS

EXT_SYNC = 10—External Sync with Interpolation

In this case, the internal clock generates data; however, an interpolation filter provides additional time resolution of 64 times the programmed ODR. Synchronization using interpolation filters and an external ODR clock is commonly used when the external processor can provide a synchronization signal (which is asynchronous to the internal clock) at the desired ODR. Synchronization with the interpolation filter enabled (EXT_SYNC = 10) allows the nonsynchronous external clock to output data most closely associated with the external clock rising edge. The interpolation filter provides a frequency resolution related to ODR (see [Table 10](#page-15-0)).

The advantage of this mode is that data is available at a user defined sample rate and is asynchronous to the internal oscillator. The disadvantage of this mode is that the group delay is increased, with increased attenuation at the band edge. Additionally, because there is a limit to the time resolution, there is some distortion related to the mismatch of the external sync relative to the internal oscillator. This mismatch degrades spectral performance. The group delay is based on the decimation setting and interpolation setting (see [Table](#page-15-0) [10](#page-15-0)). Table 11 shows the delay between the SYNC signal (input) to DRDY (output).

Table 11. EXT_SYNC = 10, DRDY Delay

Table 12. Multiplexing of INT2 and DRDY

EXT_SYNC = 01—External Sync and External Clock, No Interpolation Filter

In this case, an external source provides an external clock at a frequency of $4 \times 64 \times$ ODR. The external clock becomes the controller clock source for the device. In addition, an external synchronization signal is needed to align the decimation filter output to a specific clock edge, which provides full external synchronization and is commonly used when a fixed external clock captures and processes data, and asynchronous clocks are not allowed. When using multiple sensors, synchronization with an external controller clock is beneficial and requires time alignment.

When configured for EXT $SYNC = 01$ with an ODR of 4 kHz, the user must supply an external clock at 1.024 MHz (64 × 4 × 4 kHz) on the INT2 pin (Pin 13), and an external synchronization on DRDY pin (Pin 14), as shown in Table 12.

Special restrictions when using this mode include the following:

- \triangleright An external clock (EXT CLK) must be provided as well as an external sync.
- \blacktriangleright The frequency of EXT CLK must be exactly 4 \times 64 \times ODR.
- ► The width of synchronization must be a minimum of four EXT CLK periods.
- \blacktriangleright The phase of synchronization must meet an approximate 25 ns setup time to the EXT CLK rising edge.

When using the EXT SYNC mode and without providing synchronization, the device runs on its own synchronization. Similarly, after synchronization, the device continues to run synchronized to the last synchronization pulse it received, which means that EXT $SYNC = 01$ mode can be used with only a single synchronization pulse.

The interpolation filter provides a frequency resolution related to the ODR (see [Table 10](#page-15-0)). In this case, the data provided corresponds to the external signal, which can be greater than the set ODR, but the output pass band remains the same it was prior to the interpolation filter.

INTERRUPTS

Table 12. Multiplexing of INT2 and DRDY

¹ No INT2, even though it is enabled.

² DRDY routing through the INT_MAP register takes precedence over the default, per [Table 12](#page-22-0).

³ No DRDY.

Figure 43. External Synchronization Option—EXT_SYNC = 00, Internal Sync

Figure 44. External Synchronization Option—EXT_SYNC = 10, External Sync, External Clock, Interpolation Filter

Figure 45. External Synchronization Option—EXT_SYNC = 01, External Sync, No Interpolation Filter

REGISTER MAP

Note that while configuring the ADXL359 in an application, all configuration registers must be programmed before enabling measurement mode in the POWER_CTL register. When the ADXL359 is in measurement mode, only the following configurations can

Table 13. Register Map

change: the HPF_CORNER bits in the filter register, the INT_MAP register, the ST1 and ST2 bits in the SELF_TEST register, and the reset register.

This section describes the functions of the ADXL359 registers. The ADXL359 powers up with the default register values, as shown in the reset column of [Table 13.](#page-24-0)

ANALOG DEVICES ID REGISTER

This register contains the Analog Devices ID, 0xAD.

Address: 0x00, Reset: 0xAD, Name: DEVID_AD

ANALOG DEVICES MEMS ID REGISTER

This register contains the Analog Devices MEMS ID, 0x1D.

Address: 0x01, Reset: 0x1D, Name: DEVID_MST

Table 15. Bit Descriptions for DEVID_MST

DEVICE ID REGISTER

This register contains the device ID, 0xE9 (351 octal).

Address: 0x02, Reset: 0xE9, Name: PARTID

Table 16. Bit Descriptions for PARTID

PRODUCT REVISION ID REGISTER

This register contains the product revision ID, beginning with 0x00 and incrementing for each subsequent revision.

Address: 0x03, Reset: 0x01, Name: REVID

STATUS REGISTER

This register includes bits that describe the various conditions of the ADXL359.

Address: 0x04, Reset: 0x00, Name: Status

Table 18. Bit Descriptions for Status

Table 18. Bit Descriptions for Status

FIFO ENTRIES REGISTER

This register indicates the number of valid data samples present in the FIFO buffer. This number ranges from 0 to 96.

Address: 0x05, Reset: 0x00, Name: FIFO_ENTRIES

Table 19. Bit Descriptions for FIFO_ENTRIES

TEMPERATURE DATA REGISTERS

These two registers contain the uncalibrated temperature data. The nominal intercept is 1885 LSB at 25°C and the nominal slope is −9.05 LSB/°C. TEMP2 contains the four most significant bits, and TEMP1 contains the eight least significant bits of the 12-bit value. The ADXL359 temperature value is not double buffered, meaning the value can update between reading of the two registers.

Address: 0x06, Reset: 0x00, Name: TEMP2

Table 20. Bit Descriptions for TEMP2

Address: 0x07, Reset: 0x00, Name: TEMP1

Table 21. Bit Descriptions for TEMP1

X-AXIS DATA REGISTERS

These three registers contain the x-axis acceleration data. Data is left justified and formatted as twos complement.

Address: 0x08, Reset: 0x00, Name: XDATA3

Table 22. Bit Descriptions for XDATA3

Address: 0x09, Reset: 0x00, Name: XDATA2

Table 23. Bit Descriptions for XDATA2

Address: 0x0A, Reset: 0x00, Name: XDATA1

Table 24. Bit Descriptions for XDATA1

Y-AXIS DATA REGISTERS

These three registers contain the y-axis acceleration data. Data is left justified and formatted as twos complement.

Address: 0x0B, Reset: 0x00, Name: YDATA3

Table 25. Bit Descriptions for YDATA3

Address: 0x0C, Reset: 0x00, Name: YDATA2

Address: 0x0D, Reset: 0x00, Name: YDATA1

Table 27. Bit Descriptions for YDATA1

Z-AXIS DATA REGISTERS

These three registers contain the z-axis acceleration data. Data is left justified and formatted as twos complement.

Address: 0x0E, Reset: 0x00, Name: ZDATA3

Table 28. Bit Descriptions for ZDATA3

Address: 0x0F, Reset: 0x00, Name: ZDATA2

Table 29. Bit Descriptions for ZDATA2

Address: 0x10, Reset: 0x00, Name: ZDATA1

Table 30. Bit Descriptions for ZDATA1

FIFO ACCESS REGISTER

Address: 0x11, Reset: 0x00, Name: FIFO_DATA

Read this register to access data stored in the FIFO.

Table 31. Bit Descriptions for FIFO_DATA

X-AXIS OFFSET TRIM REGISTERS

Address: 0x1E, Reset: 0x00, Name: OFFSET_X_H

Table 32. Bit Descriptions for OFFSET_X_H

Address: 0x1F, Reset: 0x00, Name: OFFSET_X_L

Table 33. Bit Descriptions for OFFSET_X_L

Y-AXIS OFFSET TRIM REGISTERS

Address: 0x20, Reset: 0x00, Name: OFFSET_Y_H

Table 34. Bit Descriptions for OFFSET_Y_H

Address: 0x21, Reset: 0x00, Name: OFFSET_Y_L

Z-AXIS OFFSET TRIM REGISTERS

Address: 0x22, Reset: 0x00, Name: OFFSET_Z_H

Table 36. Bit Descriptions for OFFSET_Z_H

Address: 0x23, Reset: 0x00, Name: OFFSET_Z_L

Table 37. Bit Descriptions for OFFSET_Z_L

ACTIVITY ENABLE REGISTER

Address: 0x24, Reset: 0x00, Name: ACT_EN

Table 38. Bit Descriptions for ACT_EN

ACTIVITY THRESHOLD REGISTERS

Address: 0x25, Reset: 0x00, Name: ACT_THRESH_H

Table 39. Bit Descriptions for ACT_THRESH_H

Address: 0x26, Reset: 0x00, Name: ACT_THRESH_L

Table 40. Bit Descriptions for ACT_THRESH_L

ACTIVITY COUNT REGISTER

Address: 0x27, Reset: 0x01, Name: ACT_COUNT

FILTER SETTINGS REGISTER

Address: 0x28, Reset: 0x00, Name: Filter

Use this register to specify parameters for the internal high-pass and low-pass filters.

Table 42. Bit Descriptions for Filter

FIFO SAMPLES REGISTER

Address: 0x29, Reset: 0x60, Name: FIFO_SAMPLES

Use the FIFO_SAMPLES value to specify the number of samples to store in the FIFO. The default value of this register is 0x60 to avoid triggering the FIFO watermark interrupt.

Table 43. Bit Descriptions for FIFO_SAMPLES

INTERRUPT PIN (INTX) FUNCTION MAP REGISTER

Address: 0x2A, Reset: 0x00, Name: INT_MAP

The INT_MAP register configures the interrupt pins. Bits[7:0] select which functions generate an interrupt on the INT1 and INT2 pins. Multiple events can be configured. If the corresponding bit is set to 1, the function generates an interrupt on the interrupt pins.

Table 44. Bit Descriptions for INT_MAP

DATA SYNCHRONIZATION

Address: 0x2B, Reset: 0x00, Name: Sync

Use this register to control the external timing triggers.

Table 45. Bit Descriptions for Sync

I ²C SPEED, INTERRUPT POLARITY, AND RANGE REGISTER

Address: 0x2C, Reset: 0x81, Name: Range

Table 46. Bit Descriptions for Range

Table 46. Bit Descriptions for Range

POWER CONTROL REGISTER

Address: 0x2D, Reset: 0x01, Name: POWER_CTL

Table 47. Bit Descriptions for POWER_CTL

SELF TEST REGISTER

Address: 0x2E, Reset: 0x00, Name: SELF_TEST

Refer to the [Self Test](#page-14-0) section for more information on the operation of the self test feature.

Table 48. Bit Descriptions for SELF_TEST

RESET REGISTER

Address: 0x2F, Reset: 0x00, Name: Reset

Table 49. Bit Descriptions for Reset

In case of a software reset, an unlikely race condition may occur in products with REVID = 0x01 or earlier. If the race condition occurs, some factory settings in the NVM load incorrectly to shadow registers (the registers from which the internal logic configures the sensor and calculates the output after a power-on or a software reset). The incorrect loading of the NVM affects overall performance of the sensor, such as an incorrect *0 g* bias and other performance issues. The incorrect loading of NVM does not occur from a power-on or after a power cycle. To guarantee reliable operation of the sensor after a software reset, the user can access the shadow registers after a power-on, read and store the values on the host microprocessor, and compare the values read from the same shadow registers after a software reset. This method guarantees proper operation in all devices and under all conditions. The recommended steps are as follows:

1. Read the shadow registers, Register 0x50 to Register 0x54 (five 8-bit registers) after power-up, but before any software reset.

2. Store these values in a host device (for example, a host microprocessor).

3. After each software reset, read the same five registers. If the values differ, perform a software reset again until they match.

RECOMMENDED SOLDERING PROFILE

Figure 46 and Table 50 provide details about the recommended soldering profile.

Figure 46. Recommended Soldering Profile

Table 50. Recommended Soldering Profile

PCB FOOTPRINT PATTERN

Figure 47 shows the PCB footprint pattern and dimensions in millimeters.

Figure 47. PCB Footprint Pattern and Dimensions in Millimeters