

# **ATP I-Temp. NVMe PCIe Gen3x4 pSLC**

## **M.2 2230 SSD**

# N700Si Series

Datasheet

Version 1.1

P/N AF40GSAJB-DBAIX AF80GSAJB-DBAIX AF160GSAJB-DBAIX



## **ATP I-Temp. NVMe Gen3x4 pSLC M.2 2230 SSD** Product Specification

- Capacities:
	- 40GB, 80GB, 160GB
- Form Factors:
	- M.2 2230-S4-M
- Thickness:
	- Up to 2.5mm
- Weight:
	- <10 grams
- PCIe Gen3 x4 performance
	- Sequential Read: Up to 2,000MB/s
	- Sequential Write: Up to 1,600MB/s
- Read and Write IOPS (QD32, HMB)
	- Random 4K Reads: Up to 135,600 IOPS
	- Random 4K Writes: Up to 112,000 IOPS
- LDPC (Low Density Parity Check) ECC algorithm
- ◼ End-to-End Data Path Protection
- AES 256-bit Encryption, TCG OPAL 2.0
- Compliant with PCI Express Specification Rev.3.1a
- ◼ Compliant with PCIe M.2 Specification V1.1
- Compliant with NVM Express Specification Rev.1.3c
- Configured Full User Capacity in SLC mode
- **Support** 
	- SMART command set support
	- TRIM command
	- Global wear-leveling
	- Thermal throttling mechanism
- GPIO Features
	- Power Loss Protection by Notification (PLN#/PLA#)
	- Hardware Write Protect
	- Hardware Quick Erase<sup>1</sup>
- Support Host Memory Buffer (HMB)
- Power
	- 3.3V Input Power
- Temperature, Case  $(T_c)$ 
	- Consumer: 0°C to 70°C
	- Industrial: -40°C to 85°C
	- Storage (T-ambient): -40°C to 85°C
- **Reliability** 
	- MTBF (Mean Time Between Failure): > 1,500,000 hours
	- Shock (operating): Half Sine 1,500G /0.5ms
	- Vibration (operating): Sine 16.4G /10~2000Hz
	- Data Retention ( $@30°C$ ): 5 Years (with 10% P/E Cycles)
- ◼ Endurance (TBW in Sequential Write)
	- 40GB: 1,070 TB
	- 80GB: 2,140 TB
	- 160GB: 4,280 TB
- ◼ Certifications and Declarations
	- $CF$
	- FCC
	- BSMI
	- UKCA
- ◼ Product Ecological Compliance
	- RoHS
	- **REACH**



1. Host needs to guarantee power supply until all Erase operations are completed.

By project support Secure Sanitize, compliant with USA Airforce AFSSI-5020

2. Case temperature, the device temperature as indicated by SMART temperature attribute (Composite Temperatur



## **CONTENT**





### <span id="page-3-0"></span>**Disclaimer**

ATP Electronics Inc. shall not be liable for any errors or omissions that may appear in this document and disclaims responsibility for any consequences resulting from the use of the information set forth herein.

ATP may make changes to specifications and product descriptions at any time, without notice. The information in this paper is furnished for informational use only so ATP assumes no responsibility or liability for any errors or inaccuracies that may appear in this document.

All parts of the ATP documentation are protected by copyright law and all rights are reserved. This documentation may not, in whole or in part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without prior consent, in writing, from ATP Electronics, Inc.

Notwithstanding any clause of this Agreement, Supplier are not warranted and liable for use any Product in developing, or for incorporation into, products or services used in applications or environments requiring failsafe performance, such as in the operation of nuclear facilities, aircraft navigation or air traffic control, life support machines, surgically implanted devices, weapons systems, or other applications, devices or systems in which the failure of Product could lead directly to death, personal injury, or severe physical or environmental damage.

The information set forth in this document is considered to be "Proprietary" and "Confidential" property owned by ATP.

© Copyright ATP all rights reserved.



## <span id="page-4-0"></span>**Revision History**





## <span id="page-5-0"></span>**1.0 Product Specification**

#### <span id="page-5-1"></span>**1.1 Product Image**



**Figure 1-1: ATP Product Image (For Reference)**

#### <span id="page-5-2"></span>**1.2 Capacity**

#### **Table 1-2: Capacity Settings**



Note:

1. Sector size is 512 bytes

2. LBA counts are based on IDEMA (LBA1-03) standard



#### <span id="page-6-0"></span>**1.3 Environment Specifications**





1. Case temperature, the composite temperature as indicated by SMART temperature attribute. (ID:2)

2. Sufficient airflow is recommended for 100% sequential writes as the SSD approaches the case temperature in effort to maintain best performance. In the case the SSD temperature exceeds the assigned case temp, the SSD will throttle the performance to mitigate thermal challenges.

3. Airflow is measured upstream of the drive and flows parallel to and through any cooling fins.

4. For more information, please contact your local ATP representative.

#### <span id="page-6-1"></span>**1.4 Reliability**

#### **Table1-4: Reliability**



Notes:

1. The Mean Time between Failures (MTBF) is calculated using a prediction methodology, Telcordia SR-332, which based on reliability data of the individual components in drive. It assumes nominal voltage, with all other parameters within specified range.

2. Data retention value may vary across different temperature range and is experimental result to be used for reference.



#### <span id="page-7-0"></span>**1.5 Electrical Characteristics**

**Table 1-5-1: Power Consumption (Power Rail Sum)**

<b>Condition</b>	<b>Power Consumption 1,4</b>			
	<b>40 GB</b>	<b>80 GB</b>	<b>160 GB</b>	<b>Unit</b>
<b>NVMe Power State 0</b>				
<b>Active Writes<sup>2</sup></b>	2150	2150	2200	mW
<b>Active Reads<sup>2</sup></b>	2100	2150	2150	mW
Idle/Suspend	< 100	< 135	< 615	mW
Slumber/Sleep <sup>3</sup>				
<b>NVMe Power State 1: Light Throttle</b>	< 85	<85	$355$	mW
<b>NVMe Power State 2: Heavy Throttle</b>	< 80	<80	$190$	mW
<b>NVMe Power State 3: Slumber</b>	$20$	$20$	$20$	mW
<b>NVMe Power State 4: Sleep</b>	$<$ 5	$<$ 5	$<$ 5	mW
Notes: PWR 1 = 3.3V; PWR 2 = 1.2V; PWR 3 = 0.9V; $T_a$ = +25°C 1) Active powers are measured on sequential write and read 2) Dougletatos 2 and 4 the DCIs state is set to 11.2 light state າ\				

3) Power states 3 and 4, the PCIe state is set to L1.2 link state.

4) Above measurements are average RMS current consumptions over a defined period. Not 100% tested.



#### <span id="page-8-0"></span>**1.6 Drive Performance**





1) Drive write cache enabled.

2) NVMe power state 0.

3) 4KB transfers can be further improved with the support of HMB by the host.

4) Actual performance may vary depending on use conditions, system variations and environment.

5) Sequential performance measured using CDM 5.1.2 on Windows 10 64-bit (128KB data size, QD=32 by Thread=1 (Total QD=32)).

6) Random performance measured using Iometer on Windows 10 64bit (4KB data size. QD=32 by Thread 1 (Total QD=32), QD=1 by Thread 1 (Total QD=1))

7) Airflow 600 LFM @ Max. Tcase

#### <span id="page-8-1"></span>**1.7 Write/Erase Endurance<sup>1</sup>**



1. Endurance can be predicted based on the usage conditions applied to the device, the internal NAND component cycles, the write amplification factor, and the wear leveling efficiency of the drive. TBW may vary depending on application, please contact ATP for TCO evaluation if specific usage type applies.

2. The random endurance calculation is based on JESD219A Enterprise workload. ,

3. The sequential write endurance calculation is based on pure sequential write at 128K transfer size to run in 4K alignment test pattern



### <span id="page-9-0"></span>**2.0 Product Overview**

#### <span id="page-9-1"></span>**2.1 Block Diagram**

ATP SSD consists of below functional blocks. The advanced architecture is optimized to provide highest data reliability and transfer performance.



**Figure 2-1: Block diagram for ATP NVMe SSD**

#### <span id="page-9-2"></span>**2.2 Auto- Refresh Technology**

AutoRefresh Technology improves the data integrity of read-only areas by monitoring the error bit level and read counts in every read operation.

AutoRefresh Technology detects when the read count is about to exceed the threshold. Before the limit is reached, data in the affected block is copied to a healthy block, thus preventing the controller from reading blocks with too many error bits. With this technology, the ATP NVMe pSLC M.2 2230 SSD performs reliably and prevents uncorrectable data damage.



#### <span id="page-10-0"></span>**2.3 Power Loss Notification**

For stand-alone applications, managing unstable power is crucial to maintaining data integrity, especially for small form factor storage devices like M.2 SSDs, which have limited space to implement a hardware-based power protection solution.

Following NVMe specifications, ATP pSLC M.2 2230 SSD supports two signals: Power Loss Notification and Power Loss Acknowledge. Power Loss Notification is triggered by the host. When it detects any power loss event, it will inform the device to flush all data in temporary memory to the ATP pSLC M.2 2230 SSD. By completing the flushing process, ATP pSLC M.2 2230 SSD can ensure that data is safely stored even when power is no longer available. After the device completes the process, it will send a response to the host, and the host can then safely shut down or re-boot the system.

#### <span id="page-10-1"></span>**2.4 Enhanced Mode (SLC Mode) Pre-Configured to Enhanced Reliability**

Single-level cell (SLC) mode, also commonly known as pseudo-SLC (pSLC), is a method of using multi-level cell (MLC), triple-level cell (TLC) and quad-level cell (QLC) NAND flash in a way that reduces the number of bits stored in each cell to one. Reducing the number of stored bits in each cell to one increases the reliability and lifetime of the NAND flash memory, while benefiting from the lower cost of the newer technology.

As a result, although the SLC mode reduces the capacity of MLC memory by 50%, the capacity of TLC by 66.6% and the capacity of QLC flash by 75%, it still achieves a lower cost per bit than SLC because of the higher cell density. It improves the performance, reliability and endurance of the newer technologies to something closer to that of SLC. Implementing the SLC mode effectively requires a high-quality SSD management optimized for the specific flash memory used, in order to provide the highest performance and most reliable data storage.



#### <span id="page-11-0"></span>**2.5 End-to-End Data Path Protection Technology**

End-to-end data path protection provides error control throughout the entire data transfer path from the host system to the SSD and vice versa, thus ensuring data integrity and reliable data transfers.

ATP's NVMe pSLC M.2 2230 SSD employs a data protection technology called SRAM Soft Error Detector and Recovery mechanism. SRAM soft errors randomly corrupt memory bits and alter stored data but do not cause physical damage to the memory or storage device. These errors can significantly jeopardize data accuracy because they cannot be detected nor solved by ECC engines. The SRAM Soft Error Detector monitors and detects such error risks. As soon as an SRAM error is detected, SRAM Soft Error Recovery then attempts to correct the error according to the SSD's capability. SRAM Soft Error Detector and Recovery can ensure better system stability, high levels of data integrity and optimal device endurance.

The SRAM Soft Error Detector and Recovery mechanism of the ATP NVMe pSLC M.2 2230 SSD is better compared with the previous, as it does not only detect up to 2-bit errors, but it can also correct 1-bit errors.

#### <span id="page-11-1"></span>**2.6 FFU – Field Firmware Update**

The Field Firmware Update feature offers a simplified and secure method of ensuring the ATP elms is running the latest firmware to address bugs and enable new features when they are available. With this feature, a new version of the firmware may be downloaded and installed to ATP NVMe pSLC M.2 2230 storage product for better performance and stronger reliability.

Please refer to the ATP Application Note for detailed steps on how to use this feature.

#### <span id="page-11-2"></span>**2.7 Dynamic Power Management**

Reducing energy consumption not only saves cost but also makes the storage device work longer. ATP's Dynamic Power Management (DPM) technology effectively lowers power consumption without significantly degrading performance.

Featuring NVMe Revision 1.3 Power States, and ATP's enhanced DPM technology, the ATP SSD enters different power stages more effectively to balance performance, power consumption compared with other solutions for better cost benefits and longer drive operation.



#### <span id="page-12-0"></span>**2.8 Host Memory Buffer (HMB) (Optional)**

Host Memory Buffer (HMB) is a key feature of NVMe. It allows the host driver to allocate a portion of the system memory (DRAM) for the exclusive use of the SSD as cache for address mapping information and/or user data. With HMB, SSDs can overcome the limited memory capacity within the storage and thus optimize I/O performance without requiring the SSD to bring up its own DRAM. HMB also helps DRAM-less SSDs improve performance by obtaining DRAM resources as cache. Although accessing the system memory over PCIe is still slower than accessing the onboard DRAM, it is still faster than reading from the flash storage.

#### <span id="page-12-1"></span>**2.9 Hardware Write Protect**

To protect data that is already stored in the ATP NVMe pSLC M.2 2230 SSD, users can enable the hardware protect feature by putting a jumper on specific pins on the general input/output pin (GPIO). When hardware write protect is enabled, the storage device enters "Read Only" mode and no further data can be written to it.

Please refer to the technical user documentation that came with the ATP NVMe pSLC M.2 2230 SSD for information on the GPIO location and pinout assignments as well as detailed instructions on how to enable the hardware write protect feature.

#### <span id="page-12-2"></span>**2.10 Hardware Quick Erase**

For specific applications, the host can use the GPIO connector to trigger an "erase data" activity. When this feature is activated, all data in the SSD will be erased automatically and cannot be recovered anymore. This feature is particularly useful if the SSD will be repurposed or disposed of. To make sure that sensitive data is permanently and securely erased, and to ensure that no unauthorized person can retrieve stored data, users can enable the hardware Quick Erase feature. To safely execute this feature and complete the erase process, the host needs to supply enough power to the SSD; otherwise, it might result in an unpredictable status, and cause the drive to re-initialize.



#### <span id="page-13-0"></span>**2.11 AES-256 Encryption and TCG-Opal 2.0**

Depending on project support, ATP NVMe pSLC M.2 2230 SSD features AES-256 encryption and comply with TCG Opal 2.0.

#### **AES-256**

ATP NVMe pSLC M.2 2230 SSD features AES-256 safeguard data against unauthorized access. Advanced Encryption Standard (AES) is the first and only publicly accessible cipher approved by the US National Security Agency (NSA) for protecting top secret information. AES-256, which has a key length of 256 bits, supports the largest bit size and is practically unbreakable by brute force based on current computing power, making it the strongest encryption standard.

#### **TCG Opal 2.0**

TCG Opal Security Subsystem Class (SSC) is a set of specifications for self-encrypting drives (SEDs) developed by the Trusted Computing Group (TCG), a non-profit organization that develops, defines, and promotes open standards and specifications for secure computing.

The Opal SSC, currently available in version 2.0, presents a hierarchy of security management standards to secure data from theft and tampering by unauthorized persons who are able to gain access to the storage device or host system where the storage device resides. Storage devices supporting Opal 2.0 use hardware encryption technology to secure data stored in them. By encrypting the entire drive, users do not have to worry about their data being accessed if the drive, laptop or mobile device gets stolen or lost.



## <span id="page-14-0"></span>**3.0 Mechanical Dimension & NVMe SSD Pin Assignment**

#### <span id="page-14-1"></span>**3.1 Mechanical Form Factor (Units in mm)**





model drawing

#### <span id="page-14-2"></span>**3.2 Pin Location**

The following figure shows the pin location of the M.2 Embedded SSD, the golden finger is with both signal and power segments.





<span id="page-15-0"></span>

#### Pin assignment in show in Table 3-1 below.





**Datasheet Version 1.1 ATP I-Temp. NVMe PCIe Gen3x4 pSLC M.2 2230 SSD AF40GSAJB-DBAIX, AF80GSAJB-DBAIX, AF160GSAJB-DBAIX**







## <span id="page-17-0"></span>**4.0 NVMe Command Sets (Preliminary)**

#### <span id="page-17-1"></span>**4.1 Opcode Codes for Admin Commands**



#### **Table 4-1: Opcode Codes for Admin Commands:**

#### <span id="page-17-2"></span>**4.2. Opcode for NVMe Commands**

#### **Table 4-2: Opcode Codes for NVMe Commands:**





#### <span id="page-18-0"></span>**4.3. Advanced of Admin Commands (Get Log Page)**

#### **Table 4-3: Get Log page**



#### <span id="page-18-1"></span>**4.4. Advanced of Admin Commands (Get/Set Features)**



### **Table 4-4: Get/Set Features**



#### <span id="page-19-0"></span>**4.5. SMART/Health Information (Preliminary)**

#### **Table 4-5: SMART Attribute**











## <span id="page-21-0"></span>**5.0 Part Number Decoder**

