<u>√Ro</u>HS

Power Amplifier Module for LTE and 5G

The AFSC5G26D37 is a fully integrated Doherty power amplifier module designed for wireless infrastructure applications that demand high performance in the smallest footprint. Ideal for applications in massive MIMO systems, outdoor small cells, and low power remote radio heads. The field-proven LDMOS power amplifiers are designed for TDD and FDD LTE systems.

• Typical LTE Performance: $P_{out} = 5$ W Avg., $V_{DD} = 28$ Vdc, 1 × 20 MHz LTE, Input Signal PAR = 8 dB @ 0.01% Probability on CCDF. ⁽¹⁾

Carrier Center Frequency	Gain (dB)	ACPR (dBc)	PAE (%)
2575 MHz	27.4	-27.8	40.0
2600 MHz	27.2	-27.9	39.9
2625 MHz	27.1	-27.7	40.0

1. All data measured with device soldered in NXP reference circuit.

Features

- Frequency: Designed for 2545–2655 MHz. Operates across 2496–2690 MHz.
- Advanced high performance in-package Doherty
- Fully matched (50 ohm input/output, DC blocked)
- Designed for low complexity analog or digital linearization systems








Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Gate-Bias Voltage Range	V _G	–0.5 to +10	Vdc
Operating Voltage Range	V _{DD}	0 to 32	Vdc
Storage Temperature Range	T _{stg}	-65 to +150	°C
Case Operating Temperature	T _C	125	°C
Peak Input Power (2600 MHz, Pulsed CW, 10 μsec(on), 10% Duty Cycle)	P _{in}	30	dBm

Table 2. Lifetime

Characteristic	Symbol	Value	Unit
Mean Time to Failure Case Temperature 125°C, 5 W Avg., 32 Vdc	MTTF	> 10	Years

Table 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22-A114)	1B
Charge Device Model (per JESD22-C101)	С3

Table 4. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

Characteristic	Symbol	Тур	Range	Unit
arrier Stage 1 — On Characteristics	I			
Gate Threshold Voltage (1) (V_{DS} = 10 Vdc, I_D = 2.4 μ Adc)	V _{GS(th)}	1.1	±0.4	Vdc
Gate Quiescent Voltage (V _{DS} = 28 Vdc, I _{DQ1A} = 30 mAdc)	V _{GS(Q)}	1.7	±0.4	Vdc
Fixture Gate Quiescent Voltage ⁽²⁾ (V _{DD} = 28 Vdc, I _{DQ1A} = 30 mAdc, Measured in Functional Test)	V _{GG(Q)}	5.7	±1.4	Vdc
arrier Stage 2 — On Characteristics				
Gate Threshold Voltage (1) (V_{DS} = 10 Vdc, I_D = 14 μ Adc)	V _{GS(th)}	1.1	±0.4	Vdc
Gate Quiescent Voltage (V _{DS} = 28 Vdc, I _{DQ2A} = 50 mAdc)	V _{GS(Q)}	1.6	±0.4	Vdc
Fixture Gate Quiescent Voltage ⁽³⁾ (V_{DD} = 28 Vdc, I_{DQ2A} = 50 mAdc, Measured in Functional Test)	V _{GG(Q)}	2.8	±1.2	Vdc
eaking Stage 1 — On Characteristics ⁽¹⁾		· · · ·		
Gate Threshold Voltage (V _{DS} = 10 Vdc, I _D = 3.2 μAdc)	V _{GS(th)}	1.1	±0.4	Vdc
Gate Quiescent Voltage (V _{DS} = 28 Vdc, I _{DQ1A} = 1.5 mAdc)	V _{GS(Q)}	1.6	±0.4	Vdc
Fixture Gate Quiescent Voltage (V _{DD} = 28 Vdc, I _{DQ1A} = 1.5 mAdc, Measured in Functional Test)	V _{GG(Q)}	1.7	±0.4	Vdc
eaking Stage 2 — On Characteristics ⁽¹⁾	<u>.</u>	·		
Gate Threshold Voltage (V _{DS} = 10 Vdc, I _D = 22 μAdc)	V _{GS(th)}	1.1	±0.4	Vdc

Table 5. Electrical Characteristics (T_A = 25°C unless otherwise noted)

2. $V_{GG} = 2.85 \times V_{GS(Q)}$. Parameter measured on NXP test fixture due to temperature compensation bias network on the board. Refer to reference circuit layout.

3. V_{GG} = 1.55 × V_{GS(Q)}. Parameter measured on NXP test fixture due to temperature compensation bias network on the board. Refer to reference circuit layout.

(continued)

Table 5. Electrical Characteristics (T_A = 25°C unless otherwise noted) (continued)

	Cha	aracteristic	Symbol	Min	Тур	Max	Unit
-	())	(=)	·	•			

Functional Tests ⁽¹⁾ (In NXP Doherty Production ATE ⁽²⁾ Test Fixture, 50 ohm system) $V_{DD} = 28$ Vdc, $I_{DQ1A} = 30$ mA, $I_{DQ2A} = 50$ mA, $V_{GS1B} = (V_t - 0.105)$ ⁽³⁾ Vdc, $V_{GS2B} = (V_t - 0.321)$ ⁽³⁾ Vdc, $P_{out} = 5$ W Avg., Two-tone CW, f1 = 2575 MHz, f2 = 2635 MHz, 60 MHz Tone Spacing.

Gain		G	23.3	24.9	28.3	dB
Drain Efficiency		η _D	31.0	35.1	—	%
Intermodulation Distortion		IM3	—	-25.3	-20.0	dBc
Pout @ 3 dB Compression Point	f1 = 2498.5 MHz f2 = 2687.5 MHz	P3dB	42.5 42.3	44.6 43.2		dBm

Wideband Ruggedness ⁽⁴⁾ (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system) $I_{DQ1A} = 30 \text{ mA}$, $I_{DQ2A} = 50 \text{ mA}$, $V_{GSP1} = 1.5 \text{ Vdc}$, $V_{GSP2} = 1.3 \text{ Vdc}$, f = 2600 MHz, Additive White Gaussian Noise (AWGN) with 10 dB PAR

ISBW of 400 MHz at 28 Vdc, 13 W Avg. Modulated Output Power	No Device Degradation
(6 dB Input Overdrive from 5 W Avg. Modulated Output Power)	

Typical Performance ⁽⁴⁾ (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system) V_{DD} = 28 Vdc, I_{DQ1A} = 30 mA, I_{DQ2A} = 50 mA, V_{GSP1} = 1.5 Vdc, V_{GSP2} = 1.3 Vdc, P_{out} = 5 W Avg., 2600 MHz Bandwidth

VBW Resonance Point, 2-tone, 1 MHz Tone Spacing (IMD Third Order Intermodulation Inflection Point)	VBW _{res}	—	150	_	MHz
Quiescent Current Accuracy over Temperature ⁽⁵⁾ with 2.2 k Ω Gate Feed Resistors (–40 to 85°C) Stage 1	Δl _{QT}		1.0		%
with 2.2 k Ω Gate Feed Resistors (-40 to 85°C) Stage 2		—	2.0	_	
1-carrier 20 MHz LTE, 8 dB Input Signal PAR				I	
Gain	G	—	27.2	_	dB
Power Added Efficiency	PAE	_	39.9	_	%
Adjacent Channel Power Ratio	ACPR	_	-27.9	—	dBc
Adjacent Channel Power Ratio	ALT1	_	-34.6	—	dBc
Adjacent Channel Power Ratio	ALT2	_	-41.0	_	dBc
Output Peak-to-Average Ratio @ 0.01% Probability	PAR	_	8.0	_	dB
Gain Flatness (6)	G _F	_	0.3	—	dB
Fast CW, 27 ms Sweep			•		
Pout @ 3 dB Compression Point	P3dB	_	45.7	_	dBm
AM/PM @ P3dB	Φ	_	-23	_	٥
Pulsed CW, 10 µsec(on), 10% Duty Cycle @ P1dB					
Gain Variation over Temperature (-40°C to +105°C)	ΔG	—	0.033	—	dB/°C
Output Power Variation over Temperature (-40°C to +105°C)	∆P1dB	_	0.018	_	dB/°C

Table 6. Ordering Information

Device	Tape and Reel Information	Package
AFSC5G26D37T2	T2 Suffix = 2,000 Units, 24 mm Tape Width, 13-inch Reel	10 mm × 6 mm Module

1. Part input and output matched to 50 ohms.

2. ATE is a socketed test environment.

3. Refer to AN12071, Doherty Biasing Methodology for Volume Production. Go to http://www.nxp.com/RF and search for AN12071.

4. All data measured in fixture with device soldered in NXP reference circuit.

 Refer to AN1977, Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family, and to AN1987, Quiescent Current Control for the RF Integrated Circuit Device Family. Go to <u>http://www.nxp.com/RF</u> and search for AN1977 or AN1987.

6. Gain flatness = Max(G(f_{Low} to f_{High})) - Min(G(f_{Low} to f_{High}))




Figure 2. AFSC5G26D37 Reference Circuit Component Layout

Part	Description	Part Number	Manufacturer
B1, B2	30 Ω Ferrite Bead	BLM15PD300SN1	Murata
C1, C14	10 μF Chip Capacitor	CL31A106KBHNNNE	Samsung
C3, C4, C10, C13	1 μF Chip Capacitor	06035D105KAT2A	AVX
C6, C15, C16, C17	0.1 µF Chip Capacitor	GRM155R61H104KE14	Murata
Q1	Power Amplifier Module	AFSC5G26D37	NXP
R1, R4	5.1 Ω, 1/10 W Chip Resistor	ERJ-2GEJ5R1X	Panasonic
R5, R6, R7, R8	2.2 kΩ, 1/20 W Chip Resistor	ERJ-1GEJ222C	Panasonic
PCB	Rogers RO4350B, 0.020", $\epsilon_r = 3.67$	D98121	MTL

Note: Component numbers C2, C5, C7, C8, C9, C11, C12, R2 and R3 are intentionally omitted.

AFSC5G26D37






Figure 3. PCB Pad Layout for 10 mm × 6 mm Module



Figure 4. Product Marking


PACKAGE DIMENSIONS





© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED		MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE:	10 X 6 X 1.348 PKG,		DOCUMEN	NT NO: 98ASA00953D	REV: A
			STANDAF	RD: NON-JEDEC	
1 MM PITCH, 27		1/0	SOT1831-	-1	20 JUL 2017

AFSC5G26D37



NOTES:

′4.

<u>____</u>

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.



DIMENSION APPLIES TO ALL LEADS AND FLAG.

THE BOTTOM VIEW SHOWS THE SOLDERABLE AREA OF THE PADS. THE CENTER PAD (PIN 27) IS SOLDER MASK DEFINED. SOME PERIPHERAL PADS ARE SOLDER MASK DEFINED (SMD) AND OTHERS ARE NON-SOLDERMASK DEFINED (NSMD).

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED		MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:	10 X 6 X 1.348 PKG,		DOCUME	NT NO: 98ASA00953D	REV: A
			STANDARD: NON-JEDEC		
1 MM PITCH, 27 I,		1/0	SOT1831	-1	25 JUL 2017

AFSC5G26D37

PRODUCT DOCUMENTATION AND TOOLS

Refer to the following resources to aid your design process.

Application Notes

- AN1977: Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family
- AN1987: Quiescent Current Control for the RF Integrated Circuit Device Family
- AN12071: Doherty Biasing Methodology for Volume Production

Development Tools

Printed Circuit Boards

FAILURE ANALYSIS

At this time, because of the physical characteristics of the part, failure analysis is limited to electrical signature analysis. In cases where NXP is contractually obligated to perform failure analysis (FA) services, full FA may be performed by third party vendors with moderate success. For updates contact your local NXP Sales Office.

REVISION HISTORY

The following table summarizes revisions to this document.

Revision	Date	Description
0	Sept. 2017	Initial release of data sheet
1	Feb. 2018	 DC tests, On Characteristics, Peaking Stage 1, V_{GS(Q)}, V_{GG(Q)}: corrected I_{DQ1A} value to show correct decimal placement and rounded 1.45 to 1.5 mAdc, p. 3
2	May 2018	 Typical Performance table: table header updated to show data in table is typical LTE performance, p. 1 Table 5, Typical Performance section, Gain Flatness: updated to reflect actual test conditions used for measurement; P3dB and AM/PM: updated test condition to "Fast CW, 27 ms Sweep" to reflect actual test condition for measurement, p. 4 Table 6, Ordering Information: AFSC5G26D37T1 tape and reel option replaced with AFSC5G26D37T2 to reflect current production shipping format, p. 4 Fig. 2, Reference Circuit Component Layout: updated layout to the standard design which is compatible for all power amplifier module products, p. 5 Table 7, Reference Circuit Component Designations and Values: updated table to replace recently discontinued components for C1, C14 (10 μF chip capacitors) and C3, C4, C10, C13 (1 μF chip capacitors), p. 5
3	Dec. 2018	 Typical LTE Performance table: changed "3 x 20 MHz LTE" to "1 x 20 MHz LTE" to reflect how data was measured in the table, p. 1
4	May 2019	 Added Wideband Ruggedness table, p. 5 General updates made to align data sheet to current standard