**√RoHS** 

# Power Amplifier Module for LTE and 5G

The AFSC5G26E38 is a fully integrated Doherty power amplifier module designed for wireless infrastructure applications that demand high performance in the smallest footprint. Ideal for applications in massive MIMO systems, outdoor small cells and low power remote radio heads. The field-proven LDMOS power amplifiers are designed for TDD and FDD LTE systems.

# 2496–2690 MHz

• Typical LTE Performance:  $P_{out} = 6$  W Avg.,  $V_{DD} = 28$  Vdc, 1 × 20 MHz LTE, Input Signal PAR = 8 dB @ 0.01% Probability on CCDF. <sup>(1)</sup>

Carrier Center Frequency	Gain (dB)	ACPR (dBc)	PAE (%)
2506 MHz	36.1	-26.6	44.8
2600 MHz	35.4	-30.3	44.9
2680 MHz	34.9	-30.9	44.6

1. All data measured with device soldered in NXP reference circuit.

## Features


- Frequency: 2496–2690 MHz
- Advanced high performance in-package Doherty
- Fully matched (50 ohm input/output, DC blocked)
- · Designed for low complexity analog or digital linearization systems



2496–2690 MHz, 35 dB, 6 W Avg. AIRFAST POWER AMPLIFIER MODULE







1.  $V_{DP2}$  and  $V_{DC2}$  are DC coupled internal to the package and must be powered by a single DC power supply.

# Table 1. Functional Pin Description

Pin Number	Pin Function	Pin Description
1, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27	GND	Ground
2, 12	N.C.	No Connection
3	V <sub>DP2</sub>	Peaking Drain Supply, Stage 2
4	V <sub>DP1</sub>	Peaking Drain Supply, Stage 1
5	RF <sub>in</sub>	RF Input
6	V <sub>GP2</sub>	Peaking Gate Supply, Stage 2
7	V <sub>GP1</sub>	Peaking Gate Supply, Stage 1
8	V <sub>GC1</sub>	Carrier Gate Supply, Stage 1
9	V <sub>GC2</sub>	Carrier Gate Supply, Stage 2
10	V <sub>DC1</sub>	Carrier Drain Supply, Stage 1
11	V <sub>DC2</sub>	Carrier Drain Supply, Stage 2
17	RF <sub>out</sub>	RF Output

# Table 2. Maximum Ratings

Rating	Symbol	Value	Unit
Gate-Bias Voltage Range	V <sub>G</sub>	–0.5 to +10	Vdc
Operating Voltage Range	V <sub>DD</sub>	24 to 31	Vdc
Storage Temperature Range	T <sub>stg</sub>	−65 to +150	°C
Case Operating Temperature	T <sub>C</sub>	125	°C
Peak Input Power (2600 MHz, Pulsed CW, 10 μsec(on), 10% Duty Cycle)	P <sub>in</sub>	30	dBm

Table 3. Lifetime

Characteristic	Symbol	Value	Unit
Mean Time to Failure	MTTF	> 10	Years
Case Temperature 125°C, 6 W Avg., 32 Vdc			

## **Table 4. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JS-001-2017)	1A
Charge Device Model (per JS-002-2014)	C2a

# Table 5. Moisture Sensitivity Level

Test Methodology	Rating Package Peak Temperature		Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

Characteristic	Symbol	Тур	Range	Unit
Carrier Stage 1 — On Characteristics	•			1
Gate Threshold Voltage (1) ( $V_{DS} = 10 \text{ Vdc}, I_D = 1.2 \mu \text{Adc}$ )	V <sub>GS(th)</sub>	1.3	±0.4	Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 28 Vdc, I <sub>DQ1A</sub> = 12 mAdc)	V <sub>GS(Q)</sub>	1.9	±0.4	Vdc
Fixture Gate Quiescent Voltage $(V_{DD} = 28 \text{ Vdc}, I_{DQ1A} = 12 \text{ mAdc}, \text{Measured in Functional Test})$	V <sub>GG(Q)</sub>	4.9	±1.4	Vdc
Carrier Stage 2 — On Characteristics				
Gate Threshold Voltage (1) ( $V_{DS}$ = 10 Vdc, I <sub>D</sub> = 12 µAdc)	V <sub>GS(th)</sub>	1.3	±0.4	Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 28 Vdc, I <sub>DQ2A</sub> = 48 mAdc)	V <sub>GS(Q)</sub>	1.8	±0.4	Vdc
Fixture Gate Quiescent Voltage (V <sub>DD</sub> = 28 Vdc, I <sub>DQ2A</sub> = 48 mAdc, Measured in Functional Test)	V <sub>GG(Q)</sub>	2.9	±1.2	Vdc
Peaking Stage 1 — On Characteristics <sup>(1)</sup>		·		
Gate Threshold Voltage $(V_{DS} = 10 \text{ Vdc}, I_D = 1.6 \mu \text{Adc})$	V <sub>GS(th)</sub>	1.3	±0.4	Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 28 Vdc, I <sub>DQ1A</sub> = 7 μAdc)	V <sub>GS(Q)</sub>	1.3	±0.4	Vdc
Fixture Gate Quiescent Voltage $(V_{DD} = 28 \text{ Vdc}, I_{DQ1A} = 7 \mu \text{Adc}$ , Measured in Functional Test)	V <sub>GG(Q)</sub>	1.3	±0.4	Vdc
Peaking Stage 2 — On Characteristics <sup>(1)</sup>				•
Gate Threshold Voltage (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 30.4 μAdc)	V <sub>GS(th)</sub>	1.3	±0.4	Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 28 Vdc, I <sub>DQ2A</sub> = 24 μAdc)	V <sub>GS(Q)</sub>	1.2	±0.4	Vdc
Fixture Gate Quiescent Voltage $(V_{DD} = 28 \text{ Vdc}, I_{DQ2A} = 24 \mu \text{Adc}, \text{Measured in Functional Test})$	V <sub>GG(Q)</sub>	1.2	±0.4	Vdc

Table 6. Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted)

1. Each side of device measured separately.

(continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Functional Tests — 2496 MHz <sup>(1)</sup> (In NXP Doherty Production ATE <sup>(2)</sup> Television Production ATE <sup>(2)</sup> Television ( $V_{CS2B} = (V_t - 0.400)$ ) Vdc, $V_{OU2}$ ( $V_{CS2B} = (V_t - 0.400)$ ) Vdc, $P_{OU2}$				$I_{DQ1A} = 12 \text{ mA}$	λ,
Gain	G	31.0	32.4	_	dB
Drain Efficiency	η <sub>D</sub>	39.1	43.0	_	%
Pout @ 3 dB Compression Point	P3dB	46.0	46.5	_	dBm
Functional Tests — 2690 MHz <sup>(1)</sup> (In NXP Doherty Production ATE <sup>(2)</sup> Te $_{DQ2A} = 48$ mA, $V_{GS1B} = (V_t - 0.350)$ Vdc, $V_{GS2B} = (V_t - 0.400)$ Vdc, $P_{ou}$				I <sub>DQ1A</sub> = 12 mA	Α,
Gain	G	30.0	32.0	—	dB
Drain Efficiency	η <sub>D</sub>	36.8	41.4	—	%
Pout @ 3 dB Compression Point	P3dB	44.9	45.4	_	dBm
Wideband Ruggedness <sup>(3)</sup> (In NXP Doherty Power Amplifier Module Re $V_{GSP1} = 1.55$ Vdc, $V_{GSP2} = 1.4$ Vdc, f = 2600 MHz, Additive White Gauss		GN) with 10	dB PAR		48 mA,
ISBW of 400 MHz at 32 Vdc, 6 dB Input Overdrive from 6 W Avg. Modulated Output Power		No I	Device Degra	dation	
<b>Typical Performance (3)</b> (In NXP Doherty Power Amplifier Module Refer DQ2A = 48 mA, V <sub>GSP1</sub> = 1.55 Vdc, V <sub>GSP2</sub> = 1.4 Vdc, P <sub>out</sub> = 6 W Avg., 26	600 MHz	ohm system)	+	c, I <sub>DQ1A</sub> = 12 r	·
VBW Resonance Point, 2-tone, 1 MHz Tone Spacing (IMD Third Order Intermodulation Inflection Point)	VBW <sub>res</sub>		260	—	MHz
Quiescent Current Accuracy over Temperature <sup>(4)</sup> with 2.2 k $\Omega$ Gate Feed Resistors (–40 to 85°C) Stage 1 with 2.2 k $\Omega$ Gate Feed Resistors (–40 to 85°C) Stage 2	Δl <sub>QT</sub>	—	1.0 2.0		%
1-carrier 20 MHz LTE, 8 dB Input Signal PAR					
Gain	G	_	35.4	_	dB
Power Added Efficiency	PAE	_	44.9		%
Adjacent Channel Power Ratio	ACPR	_	-30.3		dBc
Adjacent Channel Power Ratio	ALT1	_	-41.0	—	dBc
Adjacent Channel Power Ratio	ALT2	—	-50.3		dBc
Gain Flatness <sup>(5)</sup>	G <sub>F</sub>	_	1.2		dB
Fast CW, 27 ms Sweep	-	1			
Pout @ 3 dB Compression Point	P3dB	_	45.8	_	dBm
AM/PM @ P3dB	Φ	_	-37	—	0
	ΔG		0.038	<u> </u>	dB/°C
Gain Variation @ Avg. Power over Temperature (-40°C to +105°C)	20				

# Table 7. Ordering Information

(-40°C to +105°C)

Device	Tape and Reel Information	Package
AFSC5G26E38T2	T2 Suffix = 2,000 Units, 24 mm Tape Width, 13-inch Reel	10 mm × 6 mm Module

1. Part input and output matched to 50 ohms.

2. ATE is a socketed test environment.

3. All data measured in fixture with device soldered in NXP reference circuit.

4. Refer to AN1977, *Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family*, and to AN1987, *Quiescent Current Control for the RF Integrated Circuit Device Family*. Go to <u>http://www.nxp.com/RF</u> and search for AN1977 or AN1987.

5. Gain flatness = Max( $G(f_{Low} \text{ to } f_{High})) - Min(G(f_{Low} \text{ to } f_{High}))$ 




Figure 2. AFSC5G26E38 Reference Circuit Component Layout


Part	Description	Part Number	Manufacturer
B1, B2	30 $\Omega$ Ferrite Bead	BLM15PD300SN1	Murata
C1, C14	10 μF Chip Capacitor	CL31A106KBHNNNE	Samsung
C3, C4, C10, C13	1 μF Chip Capacitor	06035D105KAT2A	AVX
C6, C15, C16, C17	0.1 μF Chip Capacitor	GRM155R61H104KE14	Murata
Q1	Power Amplifier Module	AFSC5G26E38	NXP
R1, R4	5.1 Ω, 1/10 W Chip Resistor	ERJ-2GEJ5R1X	Panasonic
R5, R6, R7, R8	2.2 kΩ, 1/20 W Chip Resistor	ERJ-1GNJ222C	Panasonic
PCB	Rogers RO4350B, 0.020", $\epsilon_r = 3.66$	D98121	MTL

Note: Component numbers C2, C5, C7, C8, C9, C11, C12, R2 and R3 are intentionally omitted.



Figure 3. Product Marking


H-PLGA-27 I/O 10 X 6 X 1.348 PKG, 1 PITCH




SALE NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	5 SEP 2019
MECHANICAL OUTLINE	STANDARD:	drawing number:	REVISION:	page:
PRINT VERSION NOT TO SCALE	NON—JEDEC	98ASA00953D	B	1 OF 6

AFSC5G26E38

SOT1831-1



	C NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	5 SEP 2019
MECH	ANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
		NON-JEDEC	98ASA00953D	В	2




# PCB DESIGN GUIDELINES - SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

DINXP B.V.	DATE: 2	5 SEP 2019		
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISIÓN:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA00953D	В	3


SOT1831-1



# PCB DESIGN GUIDELINES - I/O PADS AND SOLDERABLE AREAS

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	5 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISIÓN:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA00953D	В	4



#### RECOMMENDED STENCIL THICKNESS 0.125

# PCB DESIGN GUIDELINES - SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V.	DATE: 2	5 SEP 2019		
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA00953D	В	5

## H-PLGA-27 I/O 10 X 6 X 1.348 PKG, 1 PITCH

SOT1831-1

## NOTES:

′4.`

5

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

 $\Delta$  DIMENSION APPLIES TO ALL LEADS AND FLAG.

THE BOTTOM VIEW SHOWS THE SOLDERABLE AREA OF THE PADS. THE CENTER PAD (PIN 27) IS SOLDER MASK DEFINED. SOME PERIPHERAL PADS ARE SOLDER MASK DEFINED (SMD) AND OTHERS ARE NON-SOLDERMASK DEFINED (NSMD).

DINXP B.V.	ALL RIGHTS RESERVED		DATE: 2	5 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA00953D	В	6

## **PRODUCT DOCUMENTATION AND TOOLS**

Refer to the following resources to aid your design process.

## **Application Notes**

- AN1977: Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family
- · AN1987: Quiescent Current Control for the RF Integrated Circuit Device Family

## **Development Tools**

Printed Circuit Boards

## FAILURE ANALYSIS

At this time, because of the physical characteristics of the part, failure analysis is limited to electrical signature analysis. In cases where NXP is contractually obligated to perform failure analysis (FA) services, full FA may be performed by third party vendors with moderate success. For updates contact your local NXP Sales Office.

# **REVISION HISTORY**

The following table summarizes revisions to this document.

Revision	Date	Description
0	July 2019	Initial release of data sheet
1	Feb. 2020	<ul> <li>Package Outline Drawing: 98ASA00953D package outline update to Rev. B, pp. 9–14</li> <li>General updates made to align data sheet to current standard</li> </ul>
2	May 2020	<ul> <li>Table 2. Maximum Ratings, Operating Voltage Range: changed "24 to 30 Vdc" to "24 to 31 Vdc" based on new characterization analysis, p. 4</li> </ul>
3	Sept. 2020	<ul> <li>Table 8, Test Circuit Component Designations and Values: updated R5, R6, R7, R8 part number ERJ-1GEJ222C (discontinued) to ERJ-1GNJ222C (replacement component), p. 7</li> <li>General updates made to align data sheet to current standard</li> </ul>