NXP Semiconductors

Technical Data

Power Amplifier Module for LTE and

Power Amplifier Module for LTE and 5G

The AFSC5G26F38 is a fully integrated Doherty power amplifier module designed for wireless infrastructure applications that demand high performance in the smallest footprint. Ideal for applications in massive MIMO systems, outdoor small cells and low power remote radio heads. The field-proven LDMOS power amplifiers are designed for TDD and FDD LTE systems.

2496-2690 MHz

 Typical LTE Performance: P_{out} = 7 W Avg., V_{DD} = 30 Vdc, 1 × 20 MHz LTE, Input Signal PAR = 8 dB @ 0.01% Probability on CCDF. (1)

Carrier Center Frequency	Gain (dB)	ACPR (dBc)	PAE (%)
2506 MHz	35.8	-25.3	46.2
2600 MHz	35.1	-28.9	46.1
2680 MHz	34.7	-30.6	46.1

1. All data measured with device soldered in NXP reference circuit.

Features

- Frequency: 2496-2690 MHz
- · Advanced high performance in-package Doherty
- Fully matched (50 ohm input/output, DC blocked)
- · Designed for low complexity analog or digital linearization systems

Document Number: AFSC5G26F38 Rev. 2, 09/2020


VRoHS

AFSC5G26F38

2496-2690 MHz, 35 dB, 7 W Avg. AIRFAST POWER AMPLIFIER MODULE







1. V_{DP2} and V_{DC2} are DC coupled internal to the package and must be powered by a single DC power supply.

Table 1. Functional Pin Description

Pin Number	Pin Function	Pin Description
1, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27	GND	Ground
2, 12	N.C.	No Connection
3	V _{DP2}	Peaking Drain Supply, Stage 2
4	V _{DP1}	Peaking Drain Supply, Stage 1
5	RF _{in}	RF Input
6	V _{GP2}	Peaking Gate Supply, Stage 2
7	V _{GP1}	Peaking Gate Supply, Stage 1
8	V _{GC1}	Carrier Gate Supply, Stage 1
9	V _{GC2}	Carrier Gate Supply, Stage 2
10	V _{DC1}	Carrier Drain Supply, Stage 1
11	V _{DC2}	Carrier Drain Supply, Stage 2
17	RF _{out}	RF Output

Table 2. Maximum Ratings

Rating	Symbol	Value	Unit
Gate-Bias Voltage Range	V _G	-0.5 to +10	Vdc
Operating Voltage Range	V_{DD}	24 to 30	Vdc
Storage Temperature Range	T _{stg}	-65 to +150	°C
Case Operating Temperature	T _C	125	°C
Peak Input Power (2600 MHz, Pulsed CW, 10 μsec(on), 10% Duty Cycle)	P _{in}	25	dBm

Table 3. Lifetime

Characteristic	Symbol	Value	Unit
Mean Time to Failure	MTTF	> 10	Years
Case Temperature 125°C, 7 W Avg., 32 Vdc			

Table 4. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JS-001-2017)	1A
Charge Device Model (per JS-002-2014)	C2a

Table 5. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

Table 6. Electrical Characteristics ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Тур	Range	Unit
Carrier Stage 1 — On Characteristics		•		1
Gate Threshold Voltage (1) $(V_{DS} = 10 \text{ Vdc}, I_D = 1.2 \mu\text{Adc})$	V _{GS(th)}	1.2	±0.4	Vdc
Gate Quiescent Voltage (V _{DS} = 30 Vdc, I _{DQ1A} = 12 mAdc)	V _{GS(Q)}	1.9	±0.4	Vdc
Fixture Gate Quiescent Voltage (V _{DD} = 30 Vdc, I _{DQ1A} = 12 mAdc, Measured in Functional Test)	V _{GG(Q)}	4.9	±1.4	Vdc
Carrier Stage 2 — On Characteristics				
Gate Threshold Voltage (1) $(V_{DS} = 10 \text{ Vdc}, I_D = 12 \mu\text{Adc})$	V _{GS(th)}	1.2	±0.4	Vdc
Gate Quiescent Voltage (V _{DS} = 30 Vdc, I _{DQ2A} = 48 mAdc)	V _{GS(Q)}	1.8	±0.4	Vdc
Fixture Gate Quiescent Voltage (V _{DD} = 30 Vdc, I _{DQ2A} = 48 mAdc, Measured in Functional Test)	V _{GG(Q)}	2.8	±1.2	Vdc
Peaking Stage 1 — On Characteristics ⁽¹⁾		•		*
Gate Threshold Voltage (V_{DS} = 10 Vdc, I_D = 1.6 μ Adc)	V _{GS(th)}	1.2	±0.4	Vdc
Gate Quiescent Voltage (V _{DS} = 30 Vdc, I _{DQ1A} = 7 μAdc)	V _{GS(Q)}	1.2	±0.4	Vdc
Fixture Gate Quiescent Voltage $(V_{DD}=30~Vdc,~I_{DQ1A}=7~\mu Adc,~Measured~in~Functional~Test)$	V _{GG(Q)}	1.2	±0.4	Vdc
Peaking Stage 2 — On Characteristics ⁽¹⁾				•
Gate Threshold Voltage (V_{DS} = 10 Vdc, I_D = 30.4 μ Adc)	V _{GS(th)}	1.2	±0.4	Vdc
Gate Quiescent Voltage (V _{DS} = 30 Vdc, I _{DQ2A} = 24 μAdc)	V _{GS(Q)}	1.2	±0.4	Vdc
Fixture Gate Quiescent Voltage (V _{DD} = 30 Vdc, I _{DQ2A} = 24 μAdc, Measured in Functional Test)	$V_{GG(Q)}$	1.2	±0.4	Vdc

^{1.} Each side of device measured separately.

(continued)

Table 6. Electrical Characteristics (T_A = 25°C unless otherwise noted) (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Functional Tests — 2496 MHz ⁽¹⁾ (In NXP Doherty Production ATE ⁽²⁾ Test Fixture, 50 ohm system) V_{DD} = 30 Vdc, I_{DQ1A} = 12 mA, I_{DQ2A} = 48 mA, V_{GS1B} = (V_t – 0.350) Vdc, V_{GS2B} = (V_t – 0.400) Vdc, P_{out} = 7 W Avg., 1-tone CW, f = 2496 MHz.				,	
Gain G 33.3 35.1 37.3				37.3	dB
Drain Efficiency	η_{D}	40.0	45.1	_	%
P _{out} @ 3 dB Compression Point	P3dB	46.0	47.1	_	dBm

 $\begin{aligned} &\textbf{Functional Tests} - \textbf{2690 MHz} \ ^{(1)} \ (\text{In NXP Doherty Production ATE} \ ^{(2)} \ \text{Test Fixture, 50 ohm system}) \ V_{DD} = 30 \ \text{Vdc}, \ I_{DQ1A} = 12 \ \text{mA}, \\ &I_{DQ2A} = 48 \ \text{mA}, \ V_{GS1B} = (V_t - 0.350) \ \text{Vdc}, \ V_{GS2B} = (V_t - 0.400) \ \text{Vdc}, \ P_{out} = 7 \ \text{W Avg., 1-tone CW, f} = 2690 \ \text{MHz}. \end{aligned}$

Gain	G	30.9	33.8	36.7	dB
Drain Efficiency	η_{D}	40.0	44.9	_	%
P _{out} @ 3 dB Compression Point	P3dB	45.6	46.5	_	dBm

Wideband Ruggedness $^{(3)}$ (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system) $I_{DQ1A} = 12$ mA, $I_{DQ2A} = 48$ mA, $V_{GSP1} = 1.51$ Vdc, $V_{GSP2} = 1.35$ Vdc, f = 2600 MHz, Additive White Gaussian Noise (AWGN) with 10 dB PAR

ISBW of 400 MHz at 30 Vdc, 3 dB Input Overdrive from 7 W Avg.	No Device Degradation
Modulated Output Power	


Typical Performance (3) (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system) $V_{DD} = 30 \text{ Vdc}$, $I_{DQ1A} = 12 \text{ mA}$, $I_{DQ2A} = 48 \text{ mA}$, $V_{GSP1} = 1.51 \text{ Vdc}$, $V_{GSP2} = 1.35 \text{ Vdc}$, $V_{OSP2} = 1.35 \text{ Vdc}$, $V_{OSP3} = 1.$

VBW Resonance Point, 2-tone, 1 MHz Tone Spacing (IMD Third Order Intermodulation Inflection Point)	VBW _{res}	_	260	_	MHz
Quiescent Current Accuracy over Temperature (4) with 2.2 kΩ Gate Feed Resistors (–40 to 85°C) Stage 1	ΔI_{QT}		1.0		%
with 2.2 k Ω date Feed Resistors (–40 to 85 °C) Stage 2		_	2.0	_	
1-carrier 20 MHz LTE, 8 dB Input Signal PAR	l .		L	L	
Gain	G	_	35.1	_	dB
Power Added Efficiency	PAE	_	46.1	_	%
Adjacent Channel Power Ratio	ACPR	_	-28.9	=	dBc
Adjacent Channel Power Ratio	ALT1	_	-40.4	=	dBc
Adjacent Channel Power Ratio	ALT2	_	-49.4	=	dBc
Gain Flatness ⁽⁵⁾	G _F	_	1.1	=	dB
Fast CW, 27 ms Sweep					
P _{out} @ 3 dB Compression Point	P3dB	_	46.8	_	dBm
AM/PM @ P3dB	Φ	_	-37	=	٥
Gain Variation @ Avg. Power over Temperature (-40°C to +105°C)	ΔG	_	0.049	_	dB/°C
P3dB Variation over Temperature (–40°C to +105°C)	ΔP3dB	=	0.015	_	dB/°C

Table 7. Ordering Information

Device	Tape and Reel Information	Package
AFSC5G26F38T2	T2 Suffix = 2,000 Units, 24 mm Tape Width, 13-inch Reel	10 mm × 6 mm Module

- 1. Part input and output matched to 50 ohms.
- 2. ATE is a socketed test environment.
- 3. All data measured in fixture with device soldered in NXP reference circuit.
- 4. Refer to AN1977, Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family, and to AN1987, Quiescent Current Control for the RF Integrated Circuit Device Family. Go to https://www.nxp.com/RF and search for AN1977 or AN1987.
- 5. Gain flatness = $Max(G(f_{Low} \text{ to } f_{High})) Min(G(f_{Low} \text{ to } f_{High}))$



aaa-030694

Figure 2. AFSC5G26F38 Reference Circuit Component Layout

Table 8. AFSC5G26F38 Reference Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
B1, B2	30 Ω Ferrite Bead	BLM15PD300SN1	Murata
C1, C14	10 μF Chip Capacitor	CL31A106KBHNNNE	Samsung
C3, C4, C10, C13	1 μF Chip Capacitor	06035D105KAT2A	AVX
C6, C15, C16, C17	0.1 μF Chip Capacitor	GRM155R61H104KE14	Murata
Q1	Power Amplifier Module	AFSC5G26F38	NXP
R1, R4	5.1 Ω, 1/10 W Chip Resistor	ERJ-2GEJ5R1X	Panasonic
R5, R6, R7, R8	2.2 kΩ, 1/20 W Chip Resistor	ERJ-1GNJ222C	Panasonic
PCB	Rogers RO4350B, 0.020", ε _r = 3.66	D98121	MTL


Note: Component numbers C2, C5, C7, C8, C9, C11, C12, R2 and R3 are intentionally omitted.




Figure 3. Product Marking

H-PLGA-27 I/O 10 X 6 X 1.365 PKG, 1 PITCH


SOT1831-2






 O NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	6 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01540D	0	1 OF 6

AFSC5G26F38



C NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	6 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01540D	0	2




PCB DESIGN GUIDELINES - SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	6 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01540D	0	3


AFSC5G26F38



PCB DESIGN GUIDELINES - I/O PADS AND SOLDERABLE AREAS

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	6 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01540D	5	4



RECOMMENDED STENCIL THICKNESS 0.125

PCB DESIGN GUIDELINES - SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	6 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01540D	0	5

AFSC5G26F38

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3.

PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4.

DIMENSION APPLIES TO ALL LEADS AND FLAG.

THE BOTTOM VIEW SHOWS THE SOLDERABLE AREA OF THE PADS. THE CENTER PAD (PIN 27) IS SOLDER MASK DEFINED. SOME PERIPHERAL PADS ARE SOLDER MASK DEFINED (SMD) AND OTHERS ARE NON-SOLDERMASK DEFINED (NSMD).

NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

I MECHANICAL OUTLINE I STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE NON—JEDEC	98ASA01540D	0	6

PRODUCT DOCUMENTATION AND TOOLS

Refer to the following resources to aid your design process.

Application Notes

- · AN1977: Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family
- · AN1987: Quiescent Current Control for the RF Integrated Circuit Device Family

Development Tools

· Printed Circuit Boards

FAILURE ANALYSIS

At this time, because of the physical characteristics of the part, failure analysis is limited to electrical signature analysis. In cases where NXP is contractually obligated to perform failure analysis (FA) services, full FA may be performed by third party vendors with moderate success. For updates contact your local NXP Sales Office.

REVISION HISTORY

The following table summarizes revisions to this document.

Revision	Date	Description
0	Mar. 2020	Initial release of data sheet
1	Sept. 2020	 Functional test tables, 2496 and 2690 MHz: Min, Typ and Max values updated to reflect recent production test results of the device, p. 6 Table 8, Test Circuit Component Designations and Values: updated R5, R6, R7, R8 part number ERJ-1GEJ222C (discontinued) to ERJ-1GNJ222C (replacement component), p. 7
2	Sept. 2020	General updates made to align data sheet to current standard