**VRoHS** 

# Power Amplifier Module for LTE and 5G

The AFSC5G37D37 is a fully integrated Doherty power amplifier module designed for wireless infrastructure applications that demand high performance in the smallest footprint. Ideal for applications in massive MIMO systems, outdoor small cells, and low power remote radio heads. The field-proven LDMOS power amplifiers are designed for TDD and FDD LTE systems.

• Typical LTE Performance:  $P_{out} = 5.7$  W Avg.,  $V_{DD} = 29$  Vdc, 1 × 20 MHz LTE, Input Signal PAR = 8 dB @ 0.01% Probability on CCDF.<sup>(1)</sup>

Carrier Center Frequency	Gain (dB)	ACPR (dBc)	PAE (%)
3600 MHz	29.5	-32.3	39.3
3700 MHz	29.7	-33.6	38.8
3800 MHz	29.9	-34.4	37.6

1. All data measured with device soldered in NXP reference circuit.

## Features


- Frequency: 3600–3800 MHz
- Advanced high performance in-package Doherty
- Fully matched (50 ohm input/output, DC blocked)
- Designed for low complexity analog or digital linearization systems



3600–3800 MHz, 29 dB, 5.7 W Avg. AIRFAST POWER AMPLIFIER MODULE







1.  $V_{DP2}$  and  $V_{DC2}$  are DC coupled internal to the package and must be powered by a single DC power supply.

# Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Gate-Bias Voltage Range	V <sub>G</sub>	–0.5 to +10	Vdc
Operating Voltage Range	V <sub>DD</sub>	0 to 32	Vdc
Storage Temperature Range	T <sub>stg</sub>	–65 to +150	°C
Case Operating Temperature	T <sub>C</sub>	125	°C
Peak Input Power (3500 MHz, Pulsed CW, 10 μsec(on), 10% Duty Cycle)	P <sub>in</sub>	30	dBm

## Table 2. Lifetime

Characteristic	Symbol	Value	Unit
Mean Time to Failure	MTTF	> 10	Years
Case Temperature 125°C, 5.7 W Avg., 32 Vdc			

#### **Table 3. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JS-001-2017)	1B
Charge Device Model (per JS-002-2014)	С3

# Table 4. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

Characteristic	Symbol	Тур	Range	Unit
Carrier Stage 1 — On Characteristics		I		1
Gate Threshold Voltage (1) ( $V_{DS} = 10 \text{ Vdc}, I_D = 1.6 \mu \text{Adc}$ )	V <sub>GS(th)</sub>	1.2	±0.4	Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 30 Vdc, I <sub>DQ1A</sub> = 17.5 mAdc)	V <sub>GS(Q)</sub>	1.45	±0.4	Vdc
Fixture Gate Quiescent Voltage <sup>(2)</sup> ( $V_{DD}$ = 30 Vdc, $I_{DQ1A}$ = 17.5 mAdc, Measured in Functional Test)	V <sub>GG(Q)</sub>	5.2	±1.4	Vdc
Carrier Stage 2 — On Characteristics				
Gate Threshold Voltage (1) ( $V_{DS}$ = 10 Vdc, $I_D$ = 12.8 $\mu$ Adc)	V <sub>GS(th)</sub>	1.2	±0.4	Vdc
Gate Quiescent Voltage (V <sub>DS</sub> = 30 Vdc, I <sub>DQ2A</sub> = 60.5 mAdc)	V <sub>GS(Q)</sub>	1.6	±0.4	Vdc
Fixture Gate Quiescent Voltage <sup>(3)</sup> (V <sub>DD</sub> = 30 Vdc, I <sub>DQ2A</sub> = 60.5 mAdc, Measured in Functional Test)	V <sub>GG(Q)</sub>	3.1	±1.2	Vdc
Peaking Stage 1 — On Characteristics <sup>(1)</sup>		ł		4
Gate Threshold Voltage ( $V_{DS}$ = 10 Vdc, $I_D$ = 2.4 $\mu$ Adc)	V <sub>GS(th)</sub>	1.2	±0.4	Vdc
Peaking Stage 2 — On Characteristics <sup>(1)</sup>	<u>.                                    </u>			
Gate Threshold Voltage (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 21.6 μAdc)	V <sub>GS(th)</sub>	1.2	±0.4	Vdc

1. Each side of device measured separately.

2. V<sub>GG</sub> = 2.79 × V<sub>GS(Q)</sub>. Parameter measured on NXP test fixture due to temperature compensation bias network on the board. Refer to reference circuit layout.

3. V<sub>GG</sub> = 1.72 × V<sub>GS(Q)</sub>. Parameter measured on NXP test fixture due to temperature compensation bias network on the board. Refer to reference circuit layout.

(continued)

#### Table 5. Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted) (continued)

	Cha	aracteristic	Symbol	Min	Тур	Max	Unit
-	( ))	(=)	·	•			

**Functional Tests** <sup>(1)</sup> (In NXP Doherty Production ATE <sup>(2)</sup> Test Fixture, 50 ohm system)  $V_{DD} = 30$  Vdc,  $I_{DQ1A} = 17.5$  mA,  $I_{DQ2A} = 60.5$  mA,  $V_{GS1B} = (V_t + 0.07)$  <sup>(3)</sup> Vdc,  $V_{GS2B} = (V_t - 0.21)$  <sup>(3)</sup> Vdc,  $P_{out} = 5.7$  W Avg., Two-tone CW, f1 = 3645 MHz, f2 = 3705 MHz, 60 MHz Tone Spacing.

Gain	G	26.5	28.5	30.5	dB
Drain Efficiency	η <sub>D</sub>	33.0	36.2	—	%
Intermodulation Distortion	IM3	—	-23.9	-16.3	dBc
Pout @ 3 dB Compression Point f1 = 3550 MHz   f2 = 3800 MHz	P3dB	42.9 43.8	44.3 44.3	—	dBm

Wideband Ruggedness <sup>(4)</sup> (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system)  $I_{DQ1A}$  = 17.5 mA,  $I_{DQ2A}$  = 60.5 mA,  $V_{GSP1}$  = 1.6 Vdc,  $V_{GSP2}$  = 1.4 Vdc, f = 3700 MHz, Additive White Gaussian Noise (AWGN) with 10 dB PAR

ISBW of 400 MHz at 32 Vdc, 14 W Avg. Modulated Output Power	No Device Degradation
(6 dB Input Overdrive from 5.7 W Avg. Modulated Output Power)	

**Typical Performance** <sup>(4)</sup> (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system)  $V_{DD}$  = 29 Vdc,  $I_{DQ1A}$  = 17.5 mA,  $I_{DQ2A}$  = 60.5 mA,  $V_{GSP1}$  = 1.6 Vdc,  $V_{GSP2}$  = 1.4 Vdc,  $P_{out}$  = 5.7 W Avg., 3700 MHz

VBW Resonance Point, 2-tone, 1 MHz Tone Spacing (IMD Third Order Intermodulation Inflection Point)	VBW <sub>res</sub>	_	200		MHz
Quiescent Current Accuracy over Temperature <sup>(5)</sup> with 2.2 k $\Omega$ Gate Feed Resistors (–40 to 85°C) Stage 1 with 2.2 k $\Omega$ Gate Feed Resistors (–40 to 85°C) Stage 2	Δl <sub>QT</sub>		1.0 2.0		%
1-carrier 20 MHz LTE, 8 dB Input Signal PAR					
Gain	G	_	29.7	—	dB
Power Added Efficiency	PAE	_	38.8		%
Adjacent Channel Power Ratio	ACPR	—	-33.6	—	dBc
Adjacent Channel Power Ratio	ALT1	—	-42.9	—	dBc
Adjacent Channel Power Ratio	ALT2	—	-51.2	—	dBc
Output Peak-to-Average Ratio @ 0.01% Probability	PAR	—	7.7	—	dB
Gain Flatness (6)	G <sub>F</sub>	—	0.3	—	dB
Fast CW, 27 ms Sweep	•	•	•	•	•
Pout @ 3 dB Compression Point	P3dB	_	44.7	—	dBm
AM/PM @ P3dB	Φ		-27	—	0

#### **Table 6. Ordering Information**

Device	Tape and Reel Information	Package
AFSC5G37D37T2	T2 Suffix = 2,000 Units, 24 mm Tape Width, 13-inch Reel	10 mm × 6 mm Module

1. Part input and output matched to 50 ohms.

2. ATE is a socketed test environment.

3. Refer to AN12071, Doherty Biasing Methodology for Volume Production.

4. All data measured in fixture with device soldered in NXP reference circuit.

5. Refer to AN1977, *Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family*, and to AN1987, *Quiescent Current Control for the RF Integrated Circuit Device Family*. Go to <u>http://www.nxp.com/RF</u> and search for AN1977 or AN1987.

6. Gain flatness =  $Max(G(f_{Low} \text{ to } f_{High})) - Min(G(f_{Low} \text{ to } f_{High}))$ 




Figure 2. AFSC5G37D37 Reference Circuit Component Layout

Table 7. AFSC5G37D37 Reference Circuit Component Designations and Values
--

Part	Description	Part Number	Manufacturer
B1, B2	30 $\Omega$ Ferrite Bead	BLM15PD300SN1	Murata
C1, C14	10 μF Chip Capacitor	CL31A106KBHNNNE	Samsung
C3, C4, C10, C13	1 μF Chip Capacitor	06035D105KAT2A	AVX
C6, C15, C16, C17	0.1 μF Chip Capacitor	GRM155R61H104KE14	Murata
Q1	Power Amplifier Module	AFSC5G37D37	NXP
R1, R4	5.1 Ω, 1/10 W Chip Resistor	ERJ-2GEJ5R1X	Panasonic
R5, R6, R7, R8	2.2 kΩ, 1/20 W Chip Resistor	ERJ-1GEJ222C	Panasonic
PCB	Rogers RO4350B, 0.020", $\epsilon_r = 3.67$	D98121	MTL

Note: Component numbers C2, C5, C7, C8, C9, C11, C12, R2 and R3 are intentionally omitted.

#### AFSC5G37D37






Figure 3. PCB Pad Layout for 10 mm × 6 mm Module



Figure 4. Product Marking


## PACKAGE DIMENSIONS





© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED		MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE:	LE: WBMOD,		DOCUMEN	NT NO: 98ASA00953D	REV: A
10 X 6 X 1.348 PKG, 1 MM PITCH, 27 I/O		STANDARD: NON-JEDEC			
		1/0	SOT1831-	-1	20 JUL 2017

# AFSC5G37D37



#### NOTES:

′4.

<u>\_\_\_\_</u>

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.



DIMENSION APPLIES TO ALL LEADS AND FLAG.

THE BOTTOM VIEW SHOWS THE SOLDERABLE AREA OF THE PADS. THE CENTER PAD (PIN 27) IS SOLDER MASK DEFINED. SOME PERIPHERAL PADS ARE SOLDER MASK DEFINED (SMD) AND OTHERS ARE NON-SOLDERMASK DEFINED (NSMD).

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED		MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:	WBMOD,		DOCUME	NT NO: 98ASA00953D	REV: A
10 X 6 X 1.348 PKG, 1 MM PITCH, 27 I/O		STANDARD: NON-JEDEC			
		1/0	SOT1831	-1	25 JUL 2017

#### AFSC5G37D37

## **PRODUCT DOCUMENTATION AND TOOLS**

Refer to the following resources to aid your design process.

#### **Application Notes**

- AN1977: Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family
- AN1987: Quiescent Current Control for the RF Integrated Circuit Device Family
- AN12071: Doherty Biasing Methodology for Volume Production

#### **Development Tools**

Printed Circuit Boards

### **FAILURE ANALYSIS**

At this time, because of the physical characteristics of the part, failure analysis is limited to electrical signature analysis. In cases where NXP is contractually obligated to perform failure analysis (FA) services, full FA may be performed by third party vendors with moderate success. For updates contact your local NXP Sales Office.

### **REVISION HISTORY**

The following table summarizes revisions to this document.

Revision	Date	Description	
0	Aug. 2019	Initial release of data sheet	