

# **RoHS Recast Compliant**

# **Industrial MicroSD 6.1**

CV110-MSD Product Specifications (Toshiba TLC BiCS3 64 Layers)

February 22, 2019

Version 1.1



Apacer Technology Inc.

1F, No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City, Taiwan, R.O.C Tel: +886-2-2267-8000 Fax: +886-2-2267-2261 www.apacer.com

## **Specifications Overview:**

- Fully Compatible with SD Card Association Specifications
  - Physical Layer Specification Ver6.1
  - Security Specification Ver4.0
- Capacity
  - 32, 64, 128, 256 GB
- Performance\*
  - Sequential read: Up to 90 MB/sec
  - Sequential write: Up to 34 MB/sec
  - Random read (4K): Up to 1,300 IOPS
  - Random write (4K): Up to 42 IOPS
- Flash Management
  - Built-in advanced ECC algorithm
  - Global Wear Leveling
  - Flash bad-block management
  - DataRAID
  - S.M.A.R.T.
  - SMART Read Refresh
- NAND Flash Type: Toshiba TLC BiCS3 64 Layers
- SD-Protocol Compatible
- Supports SD SPI Mode
- Backward Compatible with 3.0 and 2.0
- Endurance (in Terabytes Written: TBW)

32 GB: 82 TBW64 GB: 163 TBW128 GB: 312 TBW256 GB: 614 TBW

#### Temperature Range

Operating:

Standard: -25°C to 85°C Wide: -40°C to 85°C

- Storage: -40°C to 85°C
- Operating Voltage: 2.7V ~ 3.6V
- Power Consumption\*
  - Operating: 105 mA
  - Standby: 185 μA
- Bus Speed Mode: Support Class 10 with UHS-I and UHS-3\*\*
  - SDR12: SDR up to 25MHz 1.8V signaling
  - SDR25: SDR up to 50MHz 1.8V signaling
  - SDR50: 1.8V signaling, frequency up to 100MHz, up to 50 MB/sec
  - SDR104: 1.8V signaling, frequency up to 208MHz, up to 104MB/sec
  - DDR50: 1.8V signaling, frequency up to 50MHz, sampled on both clock edges, up to 50 MB/sec
- Physical Dimensions
  - 15mm (L) x 11mm (W) x 1mm (H)
- Supports Video Speed Class: CL10
- RoHS Recast Compliant

<sup>\*</sup>Performance values presented here are typical and measured based on USB 3.0 card reader. The results may vary depending on settings and platforms.

<sup>\*\*</sup>Class 10 with UHS-I is supported on 32GB while Class 10 with UHS-3 is supported on 64-256GB; timing in 1.8V signaling is different from that of 3.3V signaling.

# **Table of Contents**

1. General Descriptions	4
1.1 Functional Block	4
1.2 Flash Management	5
1.2.1 Bad Block Management	5
1.2.2 Powerful ECC Algorithms	5
1.2.3 Global Wear Leveling	5
1.2.4 DataRAID <sup>™</sup>	5
1.2.5 S.M.A.R.T.	5
1.2.6 SMART Read Refresh <sup>TM</sup>	
2. Product Specifications	6
2.1 Card Architecture	
2.2 Pin Assignment	
2.3 Capacity	
2.4 Performance	
2.5 Electrical	
2.6 Endurance	8
3. Physical Characteristics	9
3.1 Physical Dimensions	9
3.2 Durability Specifications	
4. AC Characteristics	12
4.1 MicroSD Interface Timing (Default)	12
4.2 MicroSD Interface Timing (High Speed Mode)	13
4.3 MicroSD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes)	15
4.3.1 Clock Timing	15
4.3.2 Card Input Timing	15
4.3.3 Card Output Timing of Fixed Data Window (SDR12, SDR25 and SDR50)	16
4.3.4 Output Timing of Variable Window (SDR104)	16
4.3.5 SD Interface Timing (DDR50 Mode)	17
4.3.6 Bus Timings – Parameters Values (DDR50 Mode)	18
5. S.M.A.R.T	
5.1 Direct Host Access to SMART Data via SD General Command (CMD56)	
5.2 Process for Retrieving SMART Data	19

# Apacer

6	5. Product Ordering Information	22
	6.1 Product Code Designations	22
	6.2 Valid Combinations	23

## 1. General Descriptions

Apacer MicroSD CV110-MSD is compatible with the MicroSD card version 6.1. The command list supports [Physical Layer Specification Ver6.10 Final] definitions. Card Capacity of Non-secure Area, Secure Area Supports [Part 3 Security Specification Ver4.00 Final] Specifications.

The MicroSD 6.1 card comes with 8-pin interface. It can alternate communication protocols between the SD mode and SPI mode. It performs data error detection and correction with very low power consumption. It supports capacity up to 256GB with exFAT SDXC.

Apacer MicroSD CV110-MSD Secure Digital 4.0 with high performance, good reliability and wide compatibility is nowadays one of the most popular cards well adapted for hand-held applications with customized firmware techniques in semi-industrial/medical markets already.

#### 1.1 Functional Block

The MicroSD contains a card controller and a memory core for the SD standard interface.




Figure 1-1 Functional Block Diagram

#### 1.2 Flash Management

#### 1.2.1 Bad Block Management

Bad blocks are blocks that include one or more invalid bits, and their reliability is not guaranteed. Blocks that are identified and marked as bad by the manufacturer are referred to as "Initial Bad Blocks". Bad blocks that are developed during the lifespan of the flash are named "Later Bad Blocks". Apacer implements an efficient bad block management algorithm to detect the factory-produced bad blocks and manages any bad blocks that appear with use. This practice further prevents data being stored into bad blocks and improves the data reliability.

#### 1.2.2 Powerful ECC Algorithms

Flash memory cells will deteriorate with use, which might generate random bit errors in the stored data. Thus, the MicroSD card applies the advanced ECC Algorithm, which can detect and correct errors occur during read process, ensure data been read correctly, as well as protect data from corruption.

#### 1.2.3 Global Wear Leveling

NAND Flash devices can only undergo a limited number of program/erase cycles, and in most cases, the flash media are not used evenly. If some area get updated more frequently than others, the lifetime of the device would be reduced significantly. Thus, Global Wear Leveling technique is applied to extend the lifespan of NAND Flash by evenly distributing writes and erase cycles across the media.

Apacer provides Global Wear Leveling algorithm, which can efficiently spread out the flash usage through the whole flash media area. Moreover, by implementing Global Wear Leveling algorithm, the life expectancy of the NAND Flash is greatly improved.

#### 1.2.4 DataRAID<sup>™</sup>

The Apacer DataRAID algorithm applies an additional level of protection and error-checking. Using this algorithm, a certain amount of space is given over to aggregating and resaving the existing parity data used for error checking. So, in the event that data becomes corrupted, the parity data can be compared to the existing uncorrupted data and the content of the corrupted data can be rebuilt.

#### 1.2.5 S.M.A.R.T.


SMART, an acronym for Self-Monitoring, Analysis and Reporting Technology, is a special function that allows a memory device to automatically monitor its health. Apacer provides a program named SmartInfo Tool to observe Apacer's SD and MicroSD cards. Note that this tool can only support Apacer's industrial SD and MicroSD cards. This tool will display firmware version, endurance life ratio, good block ratio, and so forth.

#### 1.2.6 SMART Read Refresh<sup>TM</sup>

Apacer's SMART Read Refresh plays a proactive role in avoiding read disturb errors from occurring to ensure health status of all blocks of NAND flash. Developed for read-intensive applications in particular, SMART Read Refresh is employed to make sure that during read operations, when the read operation threshold is reached, the data is refreshed by re-writing it to a different block for subsequent use.

# 2. Product Specifications

## 2.1 Card Architecture



## 2.2 Pin Assignment

Table 2-1 Pin Descriptions

D:	SD Mode		SPI Mode		
Pin	Name	Description	Name	Description	
1	1 DAT2 Data line[bit 2]		Reserved		
2	2 CD/DAT3 Card Detect/Data line [bit 3]		CS	Chip select	
3	3 CMD Command/Response		DI	Data in	
4	VDD Supply voltage		VDD	Supply voltage	
5	5 CLK Clock		SCLK	Clock	
6	6 VSS Supply voltage ground		VSS	Supply voltage ground	
7	7 DATO Data line[bit 0]		DO	Data out	
8	DAT1	Data line[bit 1]	Reserved		

#### 2.3 Capacity

The following table shows the specific capacity for the SD 6.1 card.

Table 2-2 Capacity Specifications

Capacity	Total bytes*
32 GB	30,941,380,608
64 GB	62,226,694,144
128 GB	125,342,580,736
256 GB	251,943,452,672

Note: Total bytes are viewed under Windows operating system and were measured by SD format too.

#### 2.4 Performance

Performances of the SD 6.1 card are shown in the table below.

Table 2-3 Performance Specifications

Capacity Performance	32 GB	64 GB	128 GB	256 GB
Sequential Read* (MB/s)	90	90	90	90
Sequential Write* (MB/s)	22	34	33	27
Random Read IOPS** (4K)	1,300	1,300	1,300	1,300
Random Write IOPS** (4K)	31	25	42	41

Note:

Results may differ from various flash configurations or host system setting.

#### 2.5 Electrical

Table 2-4 Operating Voltages

Symbol Parameter		Min.	Max.	Unit
$V_{DD}$	Power Supply Voltage	2.7	3.6	V

Table 2-5 Power Consumption

Capacity Mode	32 GB	64 GB	128 GB	256 GB
Operating (mA)	70	95	100	105
Standby (µA)	95	120	130	185

Note:

<sup>\*</sup>Sequential performance is based on CrystalDiskMark 5.2.1 with file size 1,000MB.

<sup>\*\*</sup>Random performance measured using IOMeter with Queue Depth 32.

<sup>\*\*\*</sup>Performance results are measured based on USB 3.0 card reader.

<sup>\*</sup>All values are typical and may vary depending on flash configurations or host system settings.

<sup>\*\*</sup>Active power is an average power measurement performed using CrystalDiskMark with 128KB sequential read/write transfers.

<sup>\*\*\*</sup>Power is measured based on USB 3.0 card reader.

#### 2.6 Endurance

The endurance of a storage device is predicted by TeraBytes Written based on several factors related to usage, such as the amount of data written into the drive, block management conditions, and daily workload for the drive. Thus, key factors, such as Write Amplifications and the number of P/E cycles, can influence the lifespan of the drive.

Table 2-6 Endurance Specifications


Capacity	TeraBytes Written
32 GB	82
64 GB	163
128 GB	312
256 GB	614

#### Note:

- This estimation complies with Apacer internal workload.
- Flash vendor guaranteed 3D NAND TLC P/E cycle: 3K
- WAF may vary from capacity, flash configurations and writing behavior on each platform.
- 1 Terabyte = 1,024GB
- DWPD (Drive Write Per Day) is calculated based on the number of times that user can overwrite
  the entire capacity of an SSD per day of its lifetime during the warranty period. (3D NAND TLC
  warranty: 2 years)

# 3. Physical Characteristics

# **3.1 Physical Dimensions**



	COMMON				
SYMBOL	MIN	NOM	MAX	NOTE	
A	10.90	11.00	11.10		
A1	9.60	9.70	9.80		
A2		3.85	•	BASIC	
A3	7.60	7.70	7.80		
A4		1.10		BASIC	
A5	0.75	0.80	0.85		
A6			8.50		
A7	0.90		•		
A8	0.60	0.70	0.80		
49	0.80	•	•		
A10	1.35	1.40	1.45		
A11	6.50	6.60	6.70		
A12	0.50	0.55	0.60		
A13	0.40	0.45	0.50		
В	14.90	15.00	15.10		
B1	6.30	6.40	6.50		
B2	1.64	1.84	2.04		
B3	1.30	1.50	1.70		
В4	0.42	0.52	0.62		
B5	280	2.90	3.00		
B6	5.50				
87	0.20	0.30	0.40		
B8	1.00	1.10	1.20		
B9	•	-	9.00		
B10	7.80	7.90	8.00		
B11	1.10	1.20	1.30		
B12	3.60	3.70	3.80		
B13	2.80	2.90	3.00		
B14	8.20	-			
B15	-	-	6.20		
O	0.90	1.00	1.10		
C1	0.60	0.70	0.80		
C2	0.20	0.30	0.40		
C3	0.00		0.15		
D1	1.00				
D2	1.00				
		<u> </u>	<u> </u>		
D3 R1	1.00 0.20	0.40	0.60		
R2					
	0.20	0.40	0.60		
R3 R4	0.70	0.80	0.90		
R5	0.70	0.80	0.90		
R6	0.70	0.80	0.90		
R7	29.50	30.00	30.50		
R10		0.20			
R11	-	0.20	•		
R17	0.10	0.20	0.30		
R18	0.10	0.40	0.60		
R19	0.05	- 0.40	0.20		
R20	0.02		0.15		
20	0.02	-	0.15		

#### Notes:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. DIMENSIONS ARE IN MILLIMETERS.
- COPLANARITY IS ADDITIVE TO C1 MAX. THICKNESS.


# 3.2 Durability Specifications

Table 3-1 Durability Specifications


Item	Specifications
Temperature	-25°C to 85°C (Operating) -40°C to 85°C (Wide)
remperature	-40°C to 85°C (Storage)
Shock	1,500G, 0.5ms
Vibration	20Hz~80Hz/1.52mm (frequency/displacement) 80Hz~2000Hz/20G (frequency/displacement) X, Y, Z axis/60mins each
Drop	150cm free fall, 6 face of each
Bending	≥10N, hold 1min/5times
Torque	0.1N-m or 2.5deg, hold 5min/5times
Salt Spray	Concentration: 3% NaCl at 35°C (storage for 24 hours)
Waterproof	JIS IPX7 compliance Water temperature 25°C Water depth: the lowest point of unit is locating 1000mm below surface (storage for 30 mins)
X-Ray Exposure	0.1 Gy of medium-energy radiation (70 KeV to 140 KeV, cumulative dose per year) to both sides of the card (storage for 30 mins)
Durability	10,000 times mating cycle
ESD	Pass

## 4. AC Characteristics

## **4.1 MicroSD Interface Timing (Default)**



Card input Timing (Default Speed Card)-




Card Output Timing (Default Speed Mode)


SYMBOL	PARAMETER	MIN	MAX	UNIT	REMARK		
	Clock CLK (All values are referred to min(V <sub>IH</sub> ) and max(V <sub>IL</sub> ))						
f <sub>PP</sub>	Clock frequency data transfer	0	25	MHz	C <sub>card</sub> ≤ 10 pF (1 card)		
f <sub>OD</sub>	Clock frequency identification	0 <sup>(1)</sup> /100	400	KHz	C <sub>card</sub> ≤ 10 pF (1 card)		
t <sub>WL</sub>	Clock low time	10	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)		
t <sub>WH</sub>	Clock high time	10	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)		
t <sub>TLH</sub>	Clock rise time	-	10	ns	C <sub>card</sub> ≤ 10 pF (1 card)		
t <sub>THL</sub>	Clock fall time	-	10	ns	C <sub>card</sub> ≤ 10 pF (1 card)		
	Inputs CMD, DAT (	Referenced	to CLK)		(1 oara)		
t <sub>ISU</sub>	Input setup time	5	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)		
t <sub>TH</sub>	Input hold time	5	1	ns	C <sub>card</sub> ≤ 10 pF (1 card)		
	Outputs CMD, DAT	(Reference	d to CLK)				
t <sub>ODLY</sub>	Output delay time during data transfer mode	0	14	ns	C <sub>L</sub> ≤ 40 pF (1 card)		
t <sub>OH</sub>	Output hold time	0	50	ns	C <sub>L</sub> ≤ 40 pF (1 card)		

<sup>(1)0</sup>Hz means to stop the clock. The given minimum frequency range is for cases that require the clock to be continued.

## 4.2 MicroSD Interface Timing (High Speed Mode)



Card Input Timing (High Speed Card)-




Card Output Timing (High Speed Mode)

SYMBOL	PARAMETER	MIN	MAX	UNIT	REMARK		
	Clock CLK (All values are referred to $min(V_{IH})$ and $max(V_{IL})$ )						
f <sub>PP</sub>	Clock frequency data transfer	0	50	MHz	Ccard ≤ 10 pF (1 card)		
t <sub>WL</sub>	Clock low time	7	-	ns	Ccard ≤ 10 pF (1 card)		
t <sub>WH</sub>	Clock high time	7	-	ns	Ccard ≤ 10 pF (1 card)		
t <sub>TLH</sub>	Clock rise time	-	3	ns	Ccard ≤ 10 pF (1 card)		
t <sub>THL</sub>	Clock fall time	-	3	ns	Ccard ≤ 10 pF (1 card)		
	Inputs CMD, DAT (F	Referenced	I to CLK)				
t <sub>ISU</sub>	Input setup time	6	-	ns	Ccard ≤ 10 pF (1 card)		
t <sub>TH</sub>	Input hold time	2	-	ns	Ccard ≤ 10 pF (1 card)		
	Outputs CMD, DAT (	(Reference	d to CLK)				
t <sub>ODLY</sub>	Output delay time during data transfer made	-	14	ns	CL ≤ 40 pF (1 card)		
t <sub>OH</sub>	Output hold time	2.5	-	ns	CL ≥ 15 pF (1 card)		
CL	Total system capacitance for each line*	-	40	pF	1 card		

<sup>\*</sup>In order to satisfy severe timing, host shall run on only one card

# 4.3 MicroSD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes)


## 4.3.1 Clock Timing



### Clock Signal Timing

SYMBOL	MIN	MAX	UNIT	REMARK
t <sub>CLK</sub>	4.8	-	ns	208MHz (Max.), Between rising edge, V <sub>CT</sub> = 0.975V
tcr, tcf	-	0.2* t <sub>СLК</sub>	ns	tcr, tcf < 2.00ns (max.) at 208MHz, $C_{CARD}$ =10pF tcr, tcf < 2.00ns (max.) at 100MHz, $C_{CARD}$ =10pF The absolute maximum value of t <sub>CR</sub> , t <sub>CF</sub> is 10ns regardless of clock frequency.
Clock Duty	30	70	%	


#### 4.3.2 Card Input Timing



Card Input Timing

SYMBOL	MIN	MAX	UNIT	SDR104 MODE
t <sub>IS</sub>	1.40	-	ns	$C_{CARD} = 10pF, V_{CT} = 0.975V$
t <sub>IH</sub>	0.80	-	ns	$C_{CARD} = 5pF, V_{CT} = 0.975V$
SYMBOL	MIN	MAX	UNIT	SDR12, SDR25 and SDR50 MODES
SYMBOL t <sub>IS</sub>	MIN 3.00	MAX -	ns	SDR12, SDR25 and SDR50 MODES $C_{CARD} = 10pF, V_{CT} = 0.975V$


#### 4.3.3 Card Output Timing of Fixed Data Window (SDR12, SDR25 and SDR50)



Output Timing of Fixed Date Window

The state of the s							
SYMBOL	MIN	MAX	UNIT	REMARK			
t <sub>ODLY</sub>	-	7.5	ns	$t_{CLK} \ge 10.0$ ns, CL=30pF, using driver Type B, for SDR50.			
t <sub>ODLY</sub>		14	ns	t <sub>CLK</sub> ≥20.0ns, CL=40pF, using driver Type B, for SDR25 and SDR12.			
t <sub>OH</sub>	1.5	-	ns	Hold time at the t <sub>ODLY</sub> (min.). CL=15pF			


#### 4.3.4 Output Timing of Variable Window (SDR104)



#### Output Timing of Variable Data Window-


SYMBOL	MIN	MAX	UNIT	REMARK
t <sub>OP</sub>	-	2	UI	Card Output Phase
Δt <sub>OP</sub>	-350	+1550	ps	Delay variation due to temperature change after tuning
t <sub>ODW</sub>	0.60	-	UI	t <sub>ODW</sub> = 2.88ns at 208MHz

#### 4.3.5 SD Interface Timing (DDR50 Mode)



**Clock Signal Timing** 

SYMBOL	MIN	MAX	UNIT	REMARK
$t_{CLK}$	20	-	ns	50MHz (Max.), Between rising edge
t <sub>CR</sub> , t <sub>CF</sub>	-	0.2* t <sub>CLK</sub>	ns	$t_{CR}$ , $t_{CF}$ < 4.00ns (max.) at 50MHz, CCARD=10pF
Clock Duty	45	55	%	



Timing Diagram DAT Inputs/Outputs Referenced to CLK in DDR50 Mode

4.3.6 Bus Timings – Parameters Values (DDR50 Mode)

.0 Dus	Tillings – Faranietei	5 valu	G2 (Dr	NI OCTIVI	ou <del>e</del> )
Symbol	Parameters	Min	Max	Unit	Remark
	Input CI	MD (refer	enced to	CLK rising	g edge)
$t_{ISU}$	Input set-up time	6	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)
t <sub>IH</sub>	Input hold time	0.8	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)
	Output C	MD (refe	renced to	CLK risir	ng edge)
t <sub>ODLY</sub>	Output Delay time during Data Transfer Mode	-	13.7	ns	C <sub>L</sub> ≤30 pF (1 card)
Тон	Output Hold time	1.5	-	ns	C <sub>L</sub> ≥15 pF (1 card)
	Inputs DAT (re	eferenced	to CLK	rising and	falling edges)
t <sub>ISU2x</sub>	Input set-up time	3	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)
t <sub>IH2x</sub>	Input hold time	0.8	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)
	Outputs DAT (r	eference	d to CLK	rising and	d falling edges)
t <sub>ODLY2x</sub>	Output Delay time during Data Transfer Mode	-	7.0	ns	C∟≤25 pF (1 card)
T <sub>OH2x</sub>	Output Hold time	1.5	-	ns	C <sub>L</sub> ≥15 pF (1 card)

### 5. S.M.A.R.T.

# **5.1 Direct Host Access to SMART Data via SD General Command (CMD56)**

CMD 56 is structured as a 32-bit argument. The implementation of the general purpose functions will arrange the CMD56 argument into the following format:

 [31:24]	[23:16]	[15:18]	[7:1]	[0]
Argument #3	Argument #2	Argument #1	Index	"1/0"

- Bit [0]: Indicates Read Mode when bit is set to [1] or Write Mode when bit is cleared [0]. Depending on the function, either Read Mode or Write Mode can be used.
- Bit [7:1]: Indicates the index of the function to be executed:
  - Read Mode: Index = 0x10 Get SMART Command Information
  - Write Mode: Index = 0x08 Pre-Load SMART Command Information
- Bit [15:8]: Function argument #1 (1-byte)
- Bit [23:16]: Function argument #2 (1-byte)
- Bit [31:24]: Function argument #3 (1-byte)

## 5.2 Process for Retrieving SMART Data

Retrieving SMART data requires the following two commands executed in sequence and in accordance with the SD Association standard flowchart for CMD56 (see below).


Step 1: Write Mode – [0x08] Pre-Load SMART Command Information

Sequence	Command	Argument	Expected Data
Pre-Load SMART Command Information	CMD56	[0] "0" (Write Mode) [1:7] "0001 000" (Index = 0x08) [8:511] All '0' (Reserved)	No expected data

Step 2: Read Mode – [0x10] Get SMART Command Information

Sequence	Command	Argument	Expected Data		
Get SMART Command Information	CMD56	[0] "1" (Read Mode) [1:7] "0010 000" (Index = 0x10) [8:31] All '0' (Reserved)	byte[0-8] Flash ID byte[9-10] IC Version byte[11-12] FW Version byte[13] Reserved byte[14] CE Number byte[15] Reserved byte[16-17] Bad Block Replace Maximum byte[18] Reserved byte[32-63] Bad Block count per Die byte[64-65] Good Block Rate(%) byte[66-79] Reserved byte[80-83] Total Erase Count byte[84-95] Reserved byte[98-97] Endurance (Remain Life) (%) byte[98-99] Average Erase Count – L* byte[100-101] Minimum Erase Count – L* byte[102-103] Maximum Erase Count – H* byte[106-107] Minimum Erase Count – H* byte[108-109] Maximum Erase Count – H* byte[110-111] Reserved byte[112-115] Power Up Count byte[112-115] Reserved byte[112-12] Abnormal Power Off Count byte[130-159] Reserved byte[160-161] Total Refresh Count byte[176-183] Product "Marker" byte[184-215] Bad Block count per Die byte[216-511] Reserved		

<sup>\*</sup>Please refer to technical note for High/Low byte definition.



Extracted from the SD Specifications Part 1 Physical Layer Simplified Specification Version 3.01.

# **6. Product Ordering Information**

## **6.1 Product Code Designations**

Code				4	5	6	7	8	9	10	11	12	13	14	15	16
Coue	Α	K	6		1	1	Χ	Χ	Χ	Α	•	Χ	Χ	Χ	0	3

Code 1st~3th (Product Line & Form Factor)	CV110-MSD
Code 5th~6th (Model/Solution)	CV110
Code 7th~8th (Product Capacity)	2F: 32GB 2G: 64GB 2H: 128GB 2J: 256GB
Code 9th (Flash Type & Product Temp)	G: 3D TLC Standard Temperature H: 3D TLC Wide Temperature
Code 10th (Product Spec)	MicroSD Card
Code 12th~14th (Version Number)	Random number generated by system
Code 15th~16th (Firmware Version)	

## **6.2 Valid Combinations**

Capacity	Standard Temperature	Wide Temperature
32GB	AK6.112FGA.00103	AK6.112FHA.00103
64GB	AK6.112GGA.00103	AK6.112GHA.00103
128GB	AK6.112HGA.00103	AK6.112HHA.00103
256GB	AK6.112JGA.00103	AK6.112JHA.00103

**Note:** Valid combinations are those products in mass production or will be in mass production. Consult your Apacer sales representative to confirm availability of valid combinations and to determine availability of new combinations.

# Apacer

# **Revision History**

Revision	Description	Date
0.1	Preliminary release	1/30/2019
0.2	- Removed DataDefender support	
	- Renamed Read Disturb Management to Smart Read Refresh at Flash Management and 1.2.5 Smart Read Refresh <sup>TM</sup>	2/1/2019
	- Updated 1.2.2 Powerful ECC Algorithms	
	- Updated the notes for 2.6 Endurance	
1.0	- Added DataRAID support to Flash Management on Specifications Overview page and 1.2 Flash Management	
	- Added UHS-3 support for Bus Speed Mode on Specifications Overview	2/19/2018
	- Updated Endurance on Specifications Overview	
	- Updated 2.6 Endurance	
1.1	Corrected a typo Lyars to Layers	2/22/2019