



## AP2301/AP2311

### 2.0A SINGLE CHANNEL CURRENT-LIMITED POWER SWITCH

## Description

The AP2301 and AP2311 are single channel current-limited integrated high-side power switches optimized for Universal Serial Bus (USB) and other hot-swap applications. The family of devices complies with USB standards and is available with both polarities of Enable input.


The devices have fast short-circuit response time for improved overall system robustness, and have integrated output discharge function to ensure completely controlled discharging of the output voltage capacitor. They provide a complete protection solution for applications subject to heavy capacitive loads and the prospect of short circuit, and offer reverse current blocking, over-current, over-temperature and short-circuit protection, as well as controlled rise time and undervoltage lockout functionality. A 7ms deglitch capability on the opendrain Flag output prevents false over-current reporting and does not require any external components.


All devices are available in SO-8, MSOP-8, MSOP-8EP, U-DFN3030-8 (Type E) and U-DFN2020-6 packages.


## Features


- Single Channel Current-limited Power Switch
- Output Discharge Function
- Fast Short-circuit Response Time: 2µs
- 2.5A Accurate Current Limiting
- Reverse Current Blocking
- 70mΩ On-resistance
- Input Voltage Range: 2.7V to 5.5V
- Built-in Soft-start with 0.6ms Typical Rise Time
- Over-current and Thermal Protection
- Fault Report (FLG) with Blanking Time (7ms Typ)
- ESD Protection: 2kV HBM, 200V MM
- Ambient Temperature Range: -40°C to +85°C
- SO-8, MSOP-8, MSOP-8EP, U-DFN3030-8 (Type E) and U-DFN2020-6: Available in "Green" Molding Compound (No Br, Sb)
- Totally Lead-free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- UL Recognized, File Number E322375
- IEC60950-1 CB Scheme Certified

### **Pin Assignments**














U-DFN2020-6

## Applications

- LCD TVs & Monitors
- Set-Top-Boxes, Residential Gateways
- Laptops, Desktops, Servers, e-Readers, Printers, Docking Stations, HUBs


Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.

 See http://www.diodes.com/quality/lead\_free.html for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.

3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



# **Typical Applications Circuit**



#### **Available Options**


Part Number	Channel	Enable Pin (EN)	Recommended Maximum Continuous Load Current (A)	Typical Current Limit (A)	Package
AP2301	1	Active Low	24	2.5A	SO-8 MSOP-8 MSOP-8EP
AP2311	1	Active High	ZA	2.5A	U-DFN3030-8 (Type E) U-DFN2020-6

## **Pin Descriptions**

		Pin Numbe	r		
Pin Name	SO-8, MSOP-8	MSOP-8EP, U-DFN3030-8 (Type E)	U-DFN2020-6	Function	
GND	1	1	2	Ground	
IN	2, 3	2, 3	1	Voltage Input Pin; Connect a $0.1\mu$ F or larger ceramic capacitor from IN to GND as close as possible. (all IN pins must be tied together externally)	
EN	4	4	3	Enable input, active low (AP2301) or active high (AP2311)	
FLG	5	5	4	Over-temperature and over-current fault reporting with 7ms deglitch; active low open- drain output. FLG is disabled for 7ms after turn-on.	
OUT	6, 7	6, 7	5	Voltage Output Pin All OUT pins must be tied together externally.	
NC	8	8	6	No Internal Connection; recommend tie to OUT pins	
Exposed Pad	_	Exposed Pad	Exposed Pad	Exposed pad. It should be externally connected to GND and thermal mass for enhanced thermal impedance. It should not be used as electrical ground conduction path.	



## **Functional Block Diagram**



### Absolute Maximum Ratings (@T<sub>A</sub> = +25°C, unless otherwise specified.)

Symbol	Parameter	Ratings	Unit
ESD HBM	Human Body Model ESD Protection	2	kV
ESD MM	Machine Model ESD Protection	200	V
VIN	Input Voltage (Note 4)	-0.3 to 6.5	V
Vout	Output Voltage (Note 4)	-0.3 to (V <sub>IN</sub> +0.3) or 6.5	V
V <sub>EN</sub> , V <sub>FLG</sub>	Enable Voltage (Note 4)	-0.3 to (V <sub>IN</sub> +0.3) or 6.5	V
ILOAD	Maximum Continuous Load Current	Internal Limited	А
T <sub>J(MAX)</sub>	Maximum Junction Temperature	+150	°C
T <sub>ST</sub>	Storage Temperature Range (Note 5)	-65 to +150	°C

4. All voltages referred to GND pin. Maximums are the lower of ( $V_{IN}$  +0.3) and 6.5V. 5. UL Recognized Rating from -30°C to +70°C (Diodes qualified T<sub>ST</sub> from -65°C to +150°C). Notes:

Caution: Stresses greater than the 'Absolute Maximum Ratings' specified above, may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time. Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.

### Recommended Operating Conditions (@T<sub>A</sub> = +25°C, unless otherwise specified.)

Symbol	Parameter	Min	Max	Unit
V <sub>IN</sub>	Input Voltage	2.7	5.5	V
I <sub>OUT</sub>	Output Current	0	2	А
VIL	EN Input Logic Low Voltage	0	0.8	V
V <sub>IH</sub>	EN Input Logic High Voltage	2	V <sub>IN</sub>	V
T <sub>A</sub>	Operating Ambient Temperature	-40	+85	°C



### Electrical Characteristics (@T<sub>A</sub> = +25°C, V<sub>IN</sub> = +5V, C<sub>IN</sub> = 0.1µF, C<sub>L</sub> = 1µF, unless otherwise specified.)

Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Unit
V <sub>UVLO</sub>	Input UVLO	V <sub>IN</sub> Rising		1.6	2.0	2.4	V
$\Delta V_{UVLO}$	Input UVLO Hysteresis	V <sub>IN</sub> Decreasing		_	50		mV
I <sub>SHDN</sub>	Input Shutdown Current	Disabled, OUT = Open		_	0.1	1	μA
lq	Input Quiescent Current	Enabled, OUT = Open			60	100	μA
I <sub>LEAK</sub>	Input Leakage Current	Disabled, OUT Grounded		—	0.1	1	μA
I <sub>REV</sub>	Reverse Leakage Current	Disabled, $V_{IN} = 0V$ , $V_{OUT} = 5V$ , I	<sub>REV</sub> at V <sub>IN</sub>	_	0.01	1	μA
		$T_A = +25^{\circ}C$		_	70	84	
	R <sub>DS(ON)</sub> Switch On-resistance	$V_{IN} = 5V, I_{OUT} = 2.0A$	-40°C ≤ T <sub>A</sub> ≤ +85°C	_	_	105	
R <sub>DS(ON)</sub>		1	T <sub>A</sub> = +25°C		90	108	mΩ
		V <sub>IN</sub> = 3.3V, I <sub>OUT</sub> = 2.0A	-40°C ≤ T <sub>A</sub> ≤ +85°C		_	135	
ILIMIT	Over-Load Current Limit (Note 6)	V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 4.5V	-40°C ≤ T <sub>A</sub> ≤ +85°C	2.05	2.50	2.85	А
I <sub>TRIG</sub>	Current Limiting Trigger Threshold	Output Current Slew Rate (<100	Output Current Slew Rate (<100A/s)		2.5	_	А
I <sub>SHORT</sub>	Short-Circuit Current Limit	Enabled into Short Circuit		_	2.75		А
<b>t</b> SHORT	Short-Circuit Response Time	V <sub>OUT</sub> = 0V to I <sub>OUT</sub> = I <sub>LIMIT</sub> (OUT Shorted to Ground)		_	2		μs
VIL	EN Input Logic Low Voltage	V <sub>IN</sub> = 2.7V to 5.5V		_	_	0.8	V
VIH	EN Input Logic High Voltage	V <sub>IN</sub> = 2.7V to 5.5V		2	_		V
ILEAK-EN	EN Input Leakage	$V_{IN} = 5V$ , $V_{EN} = 0V$ and 5.5V			0.01	1	μA
I <sub>LEAK-O</sub>	Output Leakage Current	Disabled, V <sub>OUT</sub> = 0V		_	0.5	1	μA
t <sub>D(ON)</sub>	Output Turn-on Delay Time	$C_L = 1\mu F$ , $R_{LOAD} = 5\Omega$			0.1		ms
t <sub>R</sub>	Output Turn-on Rise Time	$C_{L}= 1\mu F, R_{LOAD} = 5\Omega$		_	0.6	1.5	ms
t <sub>D(OFF)</sub>	Output Turn-off Delay Time	$C_L = 1\mu F, R_{LOAD} = 5\Omega$			0.1		ms
t⊨	Output Turn-off Fall Time	$C_{L}= 1\mu F, R_{LOAD} = 5\Omega$			0.05	0.1	ms
R <sub>FLG</sub>	FLG Output FET On-resistance	I <sub>FLG</sub> = 10mA		_	20	40	Ω
I <sub>FOH</sub>	FLG Off Current	V <sub>FLG</sub> = 5V			0.01	1	μA
t <sub>Blank</sub>	FLG Blanking Time	Assertion or Deassertion due to temperature Condition	Overcurrent and Over-	4	7	15	ms
t <sub>DIS</sub>	Discharge Time	$C_L$ = 1µF, $V_{IN}$ = 5V, Disabled to	Vout < 0.5V	_	0.6	_	ms
R <sub>DIS</sub>	Discharge Resistance (Note 7)	$V_{IN} = 5V$ , Disabled, $I_{OUT} = 1$ mA			100		Ω
T <sub>SHDN</sub>	Thermal Shutdown Threshold	Enabled		_	+140		°C
T <sub>HYS</sub>	Thermal Shutdown Hysteresis	—			+20		°C
		SO-8 (Note 8)			96		°C/W
	Thermal Resistance Junction-to-	MSOP-8 (Note 8)		—	130	_	°C/W
θ <sub>JA</sub>	Ambient	MSOP-8EP (Note 9)		_	92		°C/W
		U-DFN3030-8 (Type E) (Note 9)		—	84	—	°C/W
		U-DFN2020-6 (Note 10)		—	90	—	°C/W

Notes:

6. Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

7. The discharge function is active when the device is disabled (when enable is de-asserted or during power-up power-down when  $V_{IN} < V_{UVLO}$ ). The discharge function offers a resistive discharge path for the external storage capacitor for limited time. 8. Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad layout.

9. Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

10. Device mounted on 1" x 1" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground.



## **Typical Performance Characteristics**






Figure 1. Voltage Waveforms: AP2301 (Left), AP2311 (Right)





All Enable Plots are for Enable Active Low






































## **Application Information**

#### Power Supply Considerations

A  $0.1\mu$ F to  $2.2\mu$ F X7R or X5R ceramic bypass capacitor placed between IN and GND, close to the device, is recommended. When an external power supply is used, or an additional ferrite bead is added to the input, high inrush current may cause voltage spikes higher than the device maximum input rating during short circuit condition. In this case a  $2.2\mu$ F or bigger capacitor is recommended. Placing a high-value electrolytic capacitor on the input and output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a  $0.1\mu$ F to  $1.0\mu$ F ceramic capacitor improves the immunity of the device to short circuit transients.

#### **Over-Current and Short Circuit Protection**

An internal sensing FET is employed to check for over-current conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an over-current condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault stays long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted to GND before the device is enabled or before  $V_{IN}$  has been applied. The AP2301/AP2311 senses the short circuit and immediately clamps output current to a certain safe level namely  $I_{LIMIT}$ .

In the second condition, an output short or an overload occurs while the device is enabled. At the instance the overload occurs, higher inrush current may flow for a very short period of time before the current limit function can react. The input capacitor(s) rapidly discharge through the device, activating current limit circuitry. Protection is achieved by momentarily opening the P-MOS high-side power switch and then gradually turning it on. After the current limit function has tripped (reached the over-current trip threshold), the device switches into current limiting mode and the current is clamped at I<sub>LIMIT</sub>.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold (I<sub>TRIG</sub>) is reached or until the thermal limit of the device is exceeded. The AP2301/AP2311 is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its current limiting mode and is set at I<sub>LIMIT</sub>.

#### **FLG Response**

When an over-current or over-temperature shutdown condition is encountered, the FLG open-drain output goes active low after a nominal 7ms deglitch timeout. The FLG output remains low until both over-current and over-temperature conditions are removed. Connecting a heavy capacitive load to the output of the device can cause a momentary over-current condition, which does not trigger the FLG due to the 7ms deglitch timeout. The AP2301/AP2311 is designed to eliminate false over-current reporting without the need of external components to remove unwanted pulses.

#### **Power Dissipation and Junction Temperature**

The low on-resistance of the internal MOSFET allows the small surface-mount packages to pass large current. Using the maximum operating ambient temperature ( $T_A$ ) and  $R_{DS(ON)}$ , the power dissipation can be calculated by:

 $P_D = R_{DS(ON)} \times I^2$ 

Finally, calculate the junction temperature:

 $T_J = P_D \times R_{\theta JA} + T_A$ 

Where:  $T_A$ = Ambient temperature °C  $R_{\theta JA}$  = Thermal resistance  $P_D$  = Total power dissipation

#### **Thermal Protection**

Thermal protection prevents the IC from damage when heavy-overload or short-circuit faults are present for extended periods of time. The AP2301/AP2311 implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. Once the die temperature rises to approximately +140°C due to excessive power dissipation in an over-current or short-circuit condition the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit allowing the device to cool down approximately +20°C before the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The FLG open-drain output is asserted when an over-temperature shutdown or over-current occurs with 7ms deglitch.



### Application Information (Cont.)

#### Under-Voltage Lockout (UVLO)

Under-voltage lockout function (UVLO) keeps the internal power switch from being turned on until the power supply has reached at least 2V, even if the switch is enabled. Whenever the input voltage falls below approximately 2V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed.


#### **Discharge Function**

The discharge function of the device is active when enable is disabled or de-asserted. The discharge function with the N-MOS power switch implementation is activated and offers a resistive discharge path for the external storage capacitor. This is designed for discharging any residue of the output voltage when either no external output resistance or load resistance is present at the output.

#### **Dual-Purpose Port Applications**

The AP2301/AP2311 is not recommended for use in dual-purpose port applications in which a single port is used for data communication between the host and peripheral devices while simultaneously maintaining a charge to the battery of the peripheral device. An example of such a nonrecommended application is a shared HDMI/MHL (Mobile High-definition Link) port that allows streaming video between an HDTV or set-top box and a smartphone or tablet while maintaining a charge to the smartphone or tablet battery. Since the AP2301/AP2311 includes an embedded discharge feature that discharges the output load of the device when the device is disabled, the batteries of the connected peripheral device will be subject to continual discharge whenever the AP2301/AP2311 is disabled. An overstress condition to the device's discharge MOS transistor may result. In addition, if the output of the AP2301/AP2311 is subjected to a constant voltage that would be present during a dual-purpose port application such as MHL, an overstress condition to the device may result.

## **Ordering Information**



Part Number	Package (Note 12)	Package Code	7"/13" Tape and Reel Quantity	Status (Note 11)
AP2301SG-13	SO-8	S	2500	In Production
AP2301SN-7	U-DFN2020-6	SN	3000	In Production
AP2301MPG-13	MSOP-8EP	MP	2500	In Production
AP2301FGEG-7	U-DFN3030-8 (Type E)	FGE	3000	In Production
AP2311SG-13	SO-8	S	2500	In Production
AP2311SN-7	U-DFN2020-6	SN	3000	In Production
AP2311M8G-13	MSOP-8	M8	2500	In Production
AP2311MPG-13	MSOP-8EP	MP	2500	In Production
AP2311FGEG-7	U-DFN3030-8 (Type E)	FGE	3000	In Production


11. AP2301M8G-13 is End of Life (EOL) and recommended alternative is AP2301MPG-13 and AP2311M8G-13.

12. For packaging details, go to our website at: https://www.diodes.com/design/support/packaging/diodes-packaging/.



## Marking Information (Note 11)

#### (1) SO-8



AP2311FGEG-7

U-DFN3030-8 (Type E)

BC



# AP2301/AP2311

## Marking Information (Cont.)

#### (5) U-DFN2020-6




Part Number	Package	Identification Code
AP2301SN-7	U-DFN2020-6	DB
AP2311SN-7	U-DFN2020-6	DC

# Package Outline Dimensions


Please see http://www.diodes.com/package-outlines.html for the latest version.

(1) Package Type: SO-8



	SO-8						
Dim	Min	Max	Тур				
Α	1.40	1.50	1.45				
A1	0.10	0.20	0.15				
b	0.30	0.50	0.40				
С	0.15	0.25	0.20				
D	4.85	4.95	4.90				
E	5.90	6.10	6.00				
E1	3.80	3.90	3.85				
E0	3.85	3.95	3.90				
е			1.27				
h	-		0.35				
L	0.62	0.82	0.72				
Q	0.60	0.70	0.65				
All	Dimens	ions in	mm				

#### (2) Package Type: MSOP-8




	MS	OP-8	
Dim	Min	Max	Тур
Α	1	1.10	-
A1	0.05	0.15	0.10
A2	0.75	0.95	0.86
A3	0.29	0.49	0.39
b	0.22	0.38	0.30
С	0.08	0.23	0.15
D	2.90	3.10	3.00
Е	4.70	5.10	4.90
E1	2.90	3.10	3.00
E3	2.85	3.05	2.95
е	-	-	0.65
_	0.40	0.80	0.60
а	0°	8°	4°
Х	-	-	0.750
у	-	-	0.750
	Dimen	sions	in mm




## Package Outline Dimensions (Cont.)

Please see http://www.diodes.com/package-outlines.html for the latest version.


#### (3) Package Type: MSOP-8EP



(4) Package Type: U-DFN3030-8 (Type E)



(5) Package Type: U-DFN2020-6



	MSOP-8EP					
Dim	Min	Max	Тур			
Α	-	1.10	-			
A1	0.05	0.15	0.10			
A2	0.75	0.95	0.86			
A3	0.29	0.49	0.39			
b	0.22	0.38	0.30			
С	0.08	0.23	0.15			
D	2.90	3.10	3.00			
D1	1.60	2.00	1.80			
E	4.70	5.10	4.90			
E1	2.90	3.10	3.00			
E2	1.30	1.70	1.50			
E3	2.85	3.05	2.95			
е	-	-	0.65			
L	0.40	0.80	0.60			
а	0°	8°	4°			
х	-	-	0.750			
у	-	-	0.750			
All D	imensi	ons in	mm			

U-DFN3030-8 Type E					
Dim	Min	Max	Тур		
Α	0.57	0.63	0.60		
A1	0	0.05	0.02		
A3	-	-	0.15		
b	0.20	0.30	0.25		
D	2.95	3.05	3.00		
D2	2.15	2.35	2.25		
ш	2.95	3.05	3.00		
е	-	-	0.65		
E2	1.40	1.60	1.50		
L	0.30	0.60	0.45		
Ζ	-	-	0.40		
All I	Dimens	sions in	mm		


	U-DFN2020-6					
Dim	Min	Max	Тур			
Α	0.57	0.63	0.60			
A1	0	0.05	0.03			
A3	-	-	0.15			
b	0.20	0.30	0.25			
D	1.95	2.075	2.00			
D2	1.45	1.65	1.55			
е	-	-	0.65			
Е	1.95	2.075	2.00			
E2	0.76	0.96	0.86			
L	0.30	0.40	0.35			
All D	imens	ions in	mm			



## Suggested Pad Layout


Please see http://www.diodes.com/package-outlines.html for the latest version.

#### (1) Package Type: SO-8




Dimensions	Value (in mm)
С	1.27
Х	0.802
X1	4.612
Y	1.505
Y1	6.50

### (2) Package Type: MSOP-8



#### (3) Package Type: MSOP-8EP



Dimensions	Value (in mm)
С	0.650
G	0.450
Х	0.450
X1	2.000
Y	1.350
Y1	1.700
Y2	5.300


Dimensions	Value (in mm)
С	0.650
Х	0.450
Y	1.350
Y1	5.300



## Suggested Pad Layout (Cont.)


Please see http://www.diodes.com/package-outlines.html for the latest version.

#### (4) Package Type: U-DFN3030-8 (Type E)



Dimensions	Value (in mm)
С	0.65
C1	2.35
Х	0.30
Y	0.65
Y1	1.60
Y2	2.75

#### (5) Package Type: U-DFN2020-6




Dimensions	Value
Dimensions	(in mm)
С	0.65
G	0.15
Х	0.37
X1	1.67
Y	0.45
Y1	0.90



# Taping Orientation (Note 13)

For U-DFN2020-6 and U-DFN3030-8 (Type E)



Note: 13. The taping orientation of the other package type can be found on our website at http://www.diodes.com/datasheets/ap02007.pdf