



AP3917D

### UNIVERSAL AC VOLTAGE STEP DOWN POWER SWITCHER

### **Description**

The AP3917D is a universal AC voltage step-down power switcher, which is specially designed for home appliances and IoT applications, with non-isolated buck solution or offline flyback solution.


The device integrates a 700V high-performance Power MOSFET. Coordinating with a single-winding inductor, it uses fewer external components and provides a low Bill of Material (BOM) cost solution.

The AP3917D can achieve excellent regulation and high power efficiency. The peak current and switching frequency continuously reduce as the load decreases, thus receiving excellent efficiency performance at light load and improving the overall system efficiency.

The AP3917D has multiple protection features to enhance the system safety and reliability. It has over-temperature protection, under-voltage lock function, output short protection, overload protection, and open-loop protection.

The AP3917D is available in the SO-7 package.

# **Pin Assignments**



**SO-7** 

### **Features**

- Universal 85V<sub>AC</sub> to 300V<sub>AC</sub> Input Range
- Internal MOSFET of 700V
- Maximal Peak Current: 500mA Typical
- Improved Constant Voltage: ±5%
- Maximum 300mA Rated Output Current
- No Load Power Consumption: < 30mW with External Bias</li>
- Frequency Modulation to Suppress EMI
- Various Protections: OTP (Over-Temperature Protection), OLP (Over Load Protection), SCP (Short Circuit Protection)
- Fewer Components
- Low Audible Noise Solution
- SO-7 Package
- Moisture Sensitivity: MSL Level 3 per J-STD-020
- Terminals: Finish Matte Tin Plated Leads, Solderable per M2003 JESD22-B102, Method 208 ©3
- Weight: 0.077 grams (Approximate)
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen- and Antimony-Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.

https://www.diodes.com/quality/product-definitions/

### **Applications**


- Non-Isolated Home Appliances: AC Fans, Rice Cookers, Shavers: Milk Machines
- IoT Applications
- Industrial Controls
- Standby and Auxiliary

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.




# **Typical Applications Circuit**



# **Pin Descriptions**

Pin Number	Pin Name	Function
1, 2	N/C	Not Connected Internally. Recommend to connect to Source for better heat dissipation.
3,4	S	Internal Power MOSFET Source. Ground Reference for BP and FB Pins.
5	ВР	Connection Point of External Bypass Capacitor for Internally Generated Control Circuit Power Supply.
6	FB	Regulator Feedback.
7	Drain	Internal Power MOSFET Drain. High-Voltage Current Source Input.

# **Functional Block Diagram**





# **Absolute Maximum Ratings** (Note 4)

Symbol	Parameter	Rating	Unit
V <sub>DSS</sub>	Drain Pin Voltage	-0.7 to 700	V
$V_{BP}$	Internally Generated Control Circuit Power Supply	8.9	V
$V_{FB}, V_{S}$	FB Pin Voltage and S Pin Voltage	-0.7 to 5.5	V
P <sub>D</sub>	Continuous Power Dissipation (T <sub>A</sub> = +25°C)	1	W
TJ	Operating Junction Temperature	+150	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>LEAD</sub>	Lead Temperature (Soldering, 10s)	+300	°C
θја	Thermal Resistance (Junction to Ambient) (Note 5)	91	°C/W
θυς	Thermal Resistance (Junction to Case)	13	°C/W
_	ESD (Human Body Model)	4000	V
_	ESD (Charge Device Model)	1000	V

Notes:

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Unit
V <sub>BP</sub>	Supply Voltage	8.2	8.8	V
$V_{\mathrm{DSS}}$	Drain-Source Voltage (Note 6)	_	560	٧
T <sub>A</sub>	Ambient Temperature	-40	+125	°C

Note:

<sup>4.</sup> Stresses greater than those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to *Absolute Maximum Ratings* for extended periods can affect device reliability.

<sup>5.</sup> Test condition: Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch<sup>2</sup> cooling area.

<sup>6.</sup> The drain-source voltage is 80% of V<sub>DS</sub> in the aging condition



# 


Symbol	Parameter	Condition	Min	Тур	Max	Unit
HV Startup Curre	HV Startup Current Source					
I <sub>HV</sub>	HV Supply Current	$V_{BP} = 7V$ , $V_{DRAIN} = 100V$	_	3.5	_	mA
I <sub>LEAK</sub>	Leakage Current of Drain	$V_{BP}=8.7V;$ $V_{DRAIN}=400V,$ $T_{A}=+25^{\circ}C$	_	10	12	μΑ
V <sub>BP</sub> Voltage Mana	agement					
V <sub>BP_HVOFF</sub>	V <sub>BP</sub> Increasing Level at which HV Supply is OFF	_	8.1	8.5	8.8	V
V <sub>BP_HVON</sub>	V <sub>BP</sub> Decreasing Level at which HV Supply is ON	_	7.8	8.2	8.6	V
$V_{BP\_HYS}$	V <sub>BP</sub> Hysteresis (V <sub>BP_HVOFF</sub> -V <sub>BP_HVON</sub> )	_	_	280	_	mV
V <sub>BP_UVLO</sub>	V <sub>BP</sub> Minimum Operating Voltage	T <sub>A</sub> = +25°C	_	6.5	_	V
V <sub>BP_RESTART</sub>	V <sub>BP</sub> Restart Voltage	_	_	4.5	_	V
I <sub>BP1</sub>	V <sub>BP</sub> Operating Current with MOSFET Switching	V <sub>BP</sub> = 8.5V, f = 37kHz, D = 40%, T <sub>A</sub> = +25°C	_	_	350	μΑ
I <sub>BP2</sub>	V <sub>BP</sub> Quiescent Current with No Switching	T <sub>A</sub> = +25°C		110	200	μΑ
I <sub>BP_LATCH</sub>	V <sub>BP</sub> Latch Off-Current	V <sub>BP</sub> = 8.8V, T <sub>A</sub> = +25°C	_	26	_	μΑ
Internal MOSFET						
V <sub>DS</sub>	Breakdown Voltage	$T_A = +25^{\circ}C \text{ (Note 7)}$	700	_	_	V
R <sub>DS(ON)</sub>	ON Resistance	$T_A = +25^{\circ}C, I_D = 0.5A$	_	_	10.5	Ω
Internal Current	Sense					
I <sub>PK_MAX</sub>	Maximum Peak Current	T <sub>A</sub> = +25°C	413	500	587	mA
t <sub>LEB1</sub>	Leading-Edge Blanking	T <sub>A</sub> = +25°C		250	400	ns
I <sub>SCP</sub>	Current Set Point for Short Circuit Protection	T <sub>A</sub> = +25°C	660	800	940	mA
t <sub>LEB2</sub>	Leading-Edge Blanking for Short Circuit Protection	T <sub>A</sub> = +25°C	_	200	_	ns
Feedback Input (	FB Pin)					
t <sub>MINOFF</sub>	Minimum Off-Time	T <sub>A</sub> = +25°C	10.5	15.5	18.5	μs
$V_{FB}$	Feedback Voltage for MOSFET Switch-On Threshold	_	2.4	2.5	2.6	V
$V_{FB\_OLP}$	Feedback Voltage for Over Load Protection Trigger Threshold	_	1.56	1.7	1.84	V
tolp	Over Load Protection Delay Time	f = 36kHz	_	170	_	ms
V <sub>OLD</sub>	Open-Loop Detection Voltage	T <sub>A</sub> = +25°C	_	60	_	mV
t <sub>OLD</sub>	Open-Loop Detection Blanking Time	f = 15kHz, T <sub>A</sub> = +25°C	_	4.3	_	ms
Over Temperatur	Over Temperature Protection					
T <sub>OTP</sub>	Thermal Shutdown Threshold (Note 8)	_	+135	+150	+165	°C

<sup>7.</sup> The drain-source voltage is 80% of  $\ensuremath{V_{DS}}$  in the aging condition. 8. Guaranteed by design. Notes:




### **Performance Characteristics**


### FB Voltage vs. Ambient Temperature




### V<sub>BP\_HVON</sub> Voltage vs. Ambient Temperature



V<sub>BP HVOFF</sub> Voltage vs. Ambient Temperature



R<sub>DS(ON)</sub> vs. Ambient Temperature





#### **Overall Introduction**

The AP3917D is a universal AC input step-down power switcher. Peak current and switching frequency reduce as the load decreases, thus device receives excellent efficiency performance at light load and improving the overall system efficiency. Coordinating with an external single-winding inductor can achieve a low BOM cost solution.

#### V<sub>BP</sub> Waveform and ON/OFF Control

The AP3917D control circuit power supply voltage  $V_{BP}$  is charged by the internal high-voltage regulator. When the BP voltage charges to  $V_{BP\_HVOFF}$  (8.5V), the IC starts up, and the internal high-voltage regulator is turned off. When the BP voltage drops below  $V_{BP\_HVON}$  (8.2V), the internal high-voltage regulator turns on again to charge the external BP capacitor.

When fault conditions happen, such as overload faults, short-circuit faults, over-temperature faults, and open-loop faults, the AP3917D stops switching. Afterwards, an internal current source I<sub>BP\_LATCH</sub> discharges the external BP capacitor. The internal high-voltage regulator will not turn on again until the voltage on the BP capacitor drops below V<sub>BP\_RESTART</sub> (4.5V). The restart time interval is proportional to the capacitance of external BP capacitor: the larger capacitance of the external BP capacitor, the longer the restart time.

The restart time after a fault is about

$$t_{\textit{RESTART}} = C_{\textit{BP}} \times (\frac{V_{\textit{BP}\_\textit{FAULT}} - V_{\textit{BP}\_\textit{RESTART}}}{I_{\textit{BP}\_\textit{LATCH}}} + \frac{V_{\textit{BP}\_\textit{HVOFF}} - V_{\textit{BP}\_\textit{RESTART}}}{I_{\textit{HV}}})$$

Where:

•  $V_{BP\_FAULT}$  is actual voltage value of BP pin at the time of fault, which is between  $V_{BP\_HVOF}$  and  $V_{BP\_HVOF}$ 

Figure 1 shows the typical waveform of V<sub>BP</sub>.




Figure 1. VBP Waveform and HV Regulator ON/OFF Status

#### Auxiliary V<sub>BP</sub> Supply

If the output voltage is higher than the voltage of V<sub>BP\_HVON</sub>, an auxiliary V<sub>BP</sub> supply can be implemented to reduce overall power consumption by connecting a resistor (R5) between C4 and C5. A standby power of less than 30mW can be achieved especially in a no-load condition.

Figure 2 shows the low standby power circuit with the auxiliary  $V_{\mbox{\footnotesize{BP}}}$  supply.




Figure 2. Low Standby Power Circuit with Auxiliary VBP Supply



The value of R5 can be determined by the following equation:

$$R5 = \frac{V_O - V_{BP\_HVON}}{I_{BP2}}$$

#### **Constant Voltage Operation**

The AP3917D can be used in a buck circuit as shown in the typical application circuit. In the beginning of each cycle, the internal integrated MOSFET turns ON when the FB voltages fall below the reference voltage V<sub>FB</sub> (2.5V). The FB voltage derives from the sampling capacitor voltage, which can reflect output voltage.

The ON period time is determined by the inductor current variable value  $\Delta I_L$ , ( $\Delta I_L$  is the gap of the peak-current limitation value  $I_{PK}$  and the initial inductor current value  $I_{INI}$ ), the inductance value, and the input voltage. The ON time calculation is as follows:

$$t_{\mathrm{OV}} = L \cdot \frac{\Delta I_{\mathrm{L}}}{V_{\mathrm{IN}\_{\mathrm{DC}}}} = L \cdot \frac{I_{\mathrm{PK}} - I_{\mathrm{INI}}}{V_{\mathrm{IN}\_{\mathrm{DC}}}}$$

Where  $I_{IM}$  is zero in DCM status.


When the inductor current reaches peak-current limitation, the internal MOSFET will turn off. The inductor current charges the sampling capacitor (C5) and the output capacitor (C3) via the freewheeling diodes D2 and D1 respectively. In this stage, the sampling capacitor voltage reflects the output voltage.

The output voltage can be regulated by sampling the FB voltage. In the MOSFET OFF time, the inductor current decreases linearly from peak current. When the inductor current falls below the output current, the FB voltage begins to decrease with the sampling capacitor voltage decreasing. Once the FB voltage is detected below the reference voltage of primary MOSFET turn-on threshold, a new switching cycle starts.

The regulated output voltage can be described as the following equation:

$$V_0 = V_{FB} \times (\frac{R_1 + R_2}{R_2})$$

Figures 3(a) and 3(b) show the operation diagram under DCM and CCM.






Figure 3(b).CCM

### **Startup Control**

A three-stage control method is designed for soft start function. During startup period, the minimum OFF time limit reduced from 62µs to 31µs in stage I, then from 31µs to 15.5µs in stage II. Every stage has 128 switching cycles (see Figure 4).



Figure 4 describes the driver time sequence.





Figure 4. Driver Time Sequence in Startup Process

#### **Operation Frequency and Peak Current Characteristics**

In order to achieve excellent efficiency performance at light load and improve the overall system efficiency, AP3917D utilizes an optimized frequency curve as is shown in Figure 5. By means of increasing MOSFET off time, switching frequency continuously decreases as the load decrease, which is optimized for better light-load efficiency. The peak current also decreases with the load decreases, which may avoid the audio noise when the frequency enters into audio frequency range.

The switching-frequency equation is as follows:

$$\begin{split} f_s &= (\frac{V_{IN} - V_0}{V_{IN}}) \cdot \frac{V_0}{2 \cdot L \cdot (I_{PK} - I_0)} \,, \quad \textit{for CCM} \\ f_s &= (\frac{V_{IN} - V_0}{V_{IN}}) \cdot \frac{2 \cdot V_0 \cdot I_0}{L \cdot I_{PK}^2} \,, \quad \textit{for DCM} \end{split}$$






Figure 5. Frequency and Peak Current Limit Characteristic (Vo = 12V, L1 = 1mH)



### **Overload Protection (OLP)**

With the increase of the load, the peak current and switching frequency increase. When the load continues to increase, peak current reaches its maximum limitation, and the OFF time is at its minimum, the output voltage and FB voltage will decrease. When the FB voltage drops below OLP threshold  $V_{FB\_OLP}$  (1.7V), the internal overload timer will start to count. Once the overload duration lasts more than the OLP delay time  $t_{OLP}$  (170ms), OLP occurs.

The OLP's time delay setting should avoid triggering the OLP when the system starts up or enters a load transition phase. Therefore, it is required that the system startup time must be less than  $t_{OLP}$ . The 170ms time delay of  $t_{OLP}$  is calculated under the condition of 36kHz operating frequency. Different operating frequencies correspond to different time delays. The time delay calculation under different operating frequencies ( $f_s$ ) is as follows:

$$t_{\text{DELAY}} \approx 170 \, \text{ms} \times (\frac{36 \, \text{kHz}}{f_{\text{S}}})$$

#### **Short-Circuit Protection (SCP)**

The AP3917D shuts down when the peak current exceeds short-circuit threshold, and the AP3917D resumes operation when the fault is removed.

#### **Over-Temperature Protection (OTP)**

The AP3917D integrates an internal over-temperature protection function. The AP3917D shuts down when the inner junction temperature exceeds thermal shutdown threshold  $T_{OTP}$  (+150°C). After exceeding the threshold, the BP voltage begins to drop. When the BP voltage drops to  $V_{BP\_RESTART}$  (4.5V), the internal high-voltage regulator turns on to charge the external BP capacitor.

#### **Open-Loop Detection**

When the FB voltage drops below open-loop detection threshold voltage  $V_{OLD}$  (60mV), the AP3917D stops working and begins a restart cycle. The open-loop detection is blanked for 64 switching cycles during startup process.

#### **Overshoot Improvement**

In general, there is no capacitor between FB pin and S pin. But in some cases where strict overshoot is required, we recommend a ceramic capacitor C6 (390pF to 1nF) in Figure 6.





Figure 6. Overshoot Improvement

### Leading-Edge Blanking

A narrow spike on the leading edge of the current waveform can usually be observed when the power MOSFET is turned on. Normally, the leading-edge blanking time t<sub>LEB1</sub> is built in to prevent the false-triggering caused by the turn-on spike. But in the case of short circuit, the leading-edge blanking time is t<sub>LEB2</sub>. During this period, the current limit comparator is disabled, and the gate driver cannot be switched off.




# **Ordering Information**



Backage	Part Number	Marking ID	13"Tape and Reel		
Package	Part Number		Quantity	Part Number Suffix	
SO-7	AP3917DS7-13	3917D	4000/Tape and Reel	-13	

# **Marking Information**

Package Type: SO-7



<u>YY</u>: Year: 19, 20, 21 ~

<u>WW</u>: Week: 01~52; 52 represents 52 and 53 week


XX: Internal Code




# **Package Outline Dimensions**

Please see http://www.diodes.com/package-outlines.html for the latest version.

**SO-7** 






	SO-7				
Dim	Min	Max	Тур		
A2	1.40	1.50	1.45		
A1	0.10	0.20	0.15		
b	0.30	0.50	0.40		
С	0.15	0.25	0.20		
D	4.85	4.95	4.90		
Е	5.90	6.10	6.00		
E1	3.80	3.90	3.85		
E1a	3.85	3.95	3.90		
е	_	_	1.27		
h	_	_	0.35		
L	0.62	0.82	0.72		
Q	0.60	0.70	0.65		
All Dimensions in mm					

# **Suggested Pad Layout**

Please see http://www.diodes.com/package-outlines.html for the latest version.

SO-7



Dimensions	(in mm)
С	1.270
Х	0.802
X1	4.612
Υ	1.505
Y1	6.500