## AP54RHC00



## **Radiation Hardened Quad 2-Input NAND Gate**

with cold sparing

### 1 GENERAL DESCRIPTION

The AP54RHC00 is a radiation-hardened by design quad 2-Input NAND gate that is ideally suited for space, medical imaging and other applications demanding radiation tolerance and high reliability. It is fabricated in a 180 nm CMOS process utilizing proprietary radiation-hardening techniques, delivering high resiliency to single-event effects (SEE) and to a total ionizing dose (TID) up to 30 krad (Si).

This device is a member of the Apogee Semiconductor AP54RHC logic family operating across a voltage supply range of 1.65 V to 5.5 V.

Zero-power penalty™ cold-sparing is supported, along with Class 2 ESD protection on all inputs and outputs. A proprietary output stage and robust power-on reset (POR) circuit allow the AP54RHC00 to be cold-spared in any redundant configuration with no static power loss on any pad of the device. The redundant output stage also features a high drive capability with low static power loss.

The AP54RHC00 also features a triple-redundant design throughout its entire circuitry, which allows it to be immune to single-event transients (SET) without requiring additional redundant devices.

This device provides four instances of the Boolean logical function NAND (Y =  $\overline{A \cdot B}$ ).

Ordering information may be found in Table 9 on Page 11.

### 1.1 FEATURES

- · 1.65 VDC to 5.5 VDC operation
- Inputs tolerant up to 5.5 VDC at any  $V_{CC}$
- ullet Provides logic-level down translation to  $V_{CC}$
- Extended operating temperature range (-55 °C to +125 °C)
- Proprietary cold-sparing capability with zero static power penalty
- Built-in triple redundancy for enhanced reliability
- Internal power-on reset (POR) circuitry ensures reliable power up and power down responses during hot plug and cold sparing operations
- Class 2 ESD protection (4000 V HBM, 500 V CDM)
- TID resilience of 30 krad (Si)
- · SEL resilient up to LET of 80 MeV-cm2/mg

#### 1.2 LOGIC DIAGRAM

The AP54RHC00 logic function is shown below:




Figure 1: AP54RHC00 logic diagram

### PRELIMINARY DATASHEET

## AP54RHC00

# Rad-Hard Quad 2-Input NAND Gate with cold sparing



DATASHEET with

CO	N	TI	E۱	TV	S
----	---	----	----	----	---

1	Gen	ieral Description	1		5.5	Radiation Resilience	7
	1.1	Features	1		5.6	Characteristics Measurement Information	7
	1.2	Logic Diagram	1	6	Det	ailed Description	8
2	Acre	onyms and Abbreviations	2	7	Apr	olications Information	9
3	Log	ic Data	3		7.1	Use in Cold-Sparing Configuration	9
	3.1		3		7.2 7.3	Power Supply Recommendations Application Tips	9 9
4	Pin	Configuration	3	8	Pac	kaging Information	10
5		ctrical Characteristics	4	9	Ord	lering Information	11
	5.1 5.2	Absolute Maximum Ratings	4 5	40		_	
	5.3	Static Characteristics	6	10	Kev	ision History	11
	5.4	Dynamic Characteristics	7	11	Leg	al	12
LI	ST	OF TABLES					
	1	Truth Table	3		6 7	DC Electrical Characteristics AC Electrical Characteristics	
	3	Absolute Maximum Ratings	4		8	Radiation Resilience Characteristics	
	4	Recommended Operating Conditions	5		9	Ordering Information	
	5	Thermal Information	5				
	ST	OF FIGURES					
	J.	OI TIGORES					
	1	AP54RHC00 logic diagram			6	Output Pin Structure	
	2	Device Pinout	3		7	Cold Spare Example	
	3 4	Load Circuit	7 7		8 9	Package Mechanical Drawing Part Number Decoder	
	5	Input Pin Structure	8		7	rait Number Decouer	11
	_		-				

### **2 ACRONYMS AND ABBREVIATIONS**

FSD	Electrostatic Discharge
POR	Power On Reset
RHA	Radiation Hardness Assurance
SEE	Single Event Effects
SEL	Single Event Latchup
SET	Single Event Transient
TID	Total Ionizing Dose
TMR	Triple Modular Redundancy
CDM	Charged-device Model
HBM	Human-body Model

## Rad-Hard Quad 2-Input NAND Gate with cold sparing

AND Gate

3 LOGIC DATA

### 3.1 TRUTH TABLE

The AP54RHC00 truth table is found in Table 1. **H** indicates HIGH logic level and **L** indicates LOW logic level. Subscript **n** reflects one of the four gates in the device (1 to 4).

Table 1: AP54RHC00 device truth table

Input		Output
An	Bn	Yn
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

### **4 PIN CONFIGURATION**




Figure 2: AP54RHC00 device pinout overview

Table 2: AP54RHC00 device pinout description

PIN NAME(S)	PIN NUMBER(S)	DESCRIPTION
A1, B1	1, 2	
A2, B2	4, 5	Logic Inputs
A3, B3	9, 10	Logic inputs
A4, B4	12, 13	
Y1	3	
Y2	6	Logic Outputs
Y3	8	Logic Outputs
Y4	11	
V <sub>CC</sub>	14	Positive Voltage Supply
GND	7	Ground

COPYRIGHT 2021 APOGEE SEMICONDUCTOR

DOC ID: 601-000-000-A03 (SUBMIT DOCUMENTATION FEEDBACK)

### PRELIMINARY DATASHEET

### AP54RHC00 DATASHEET

## **Rad-Hard Quad 2-Input NAND Gate**

SEMICONDUCTOR

with cold sparing

### **5 ELECTRICAL CHARACTERISTICS**

The sign convention for current follows JEDEC standards with negative values representing current sourced from the device and positive values representing current sunk into the device.

### 5.1 ABSOLUTE MAXIMUM RATINGS

Excursions beyond the values listed in Table 3 may cause permanent damage to the device. Proper function of the device cannot be guaranteed if these values are exceeded, and long-term device reliability may be affected. Functionality of the device at these values, or beyond those listed in Recommended Operating Conditions (Table 4) is not guaranteed.

All parameters are specified across the entire operating temperature range unless otherwise specified.

Table 3: Absolute Maximum Ratings

SYMBOL	PARAMETER		VALUE	UNITS	
V <sub>cc</sub>	Supply Voltage		-0.5 to +5.5	V	
Vı	Input voltage range	Input voltage range			
Vo	Output voltage range	Output voltage range			
I <sub>IK</sub> (V <sub>I</sub> < 0)	Input clamp current	Input clamp current		mA	
Io	Continuous output current (per pin)	100	mA		
I <sub>cc</sub>	Maximum supply current		100	mA	
V <sub>ESD</sub>	ESD Voltage	НВМ	4000	V	
VESD	CDM		500	V	
Tj	Operating junction temperature range		-55 to +150	°C	
T <sub>STG</sub>	Storage temperature range		-65 to +150	°C	

 $<sup>^{(1)}</sup>$   $V_{O}$  must remain below absolute maximum rating of  $V_{CC}$ 

COPYRIGHT 2021 APOGEE SEMICONDUCTOR

REVISED: 2021-03-01

### AP54RHC00 DATASHEET

# Rad-Hard Quad 2-Input NAND Gate with cold sparing



### 5.2 RECOMMENDED OPERATING CONDITIONS

All recommended parameters below are specified across the entire operating temperature range unless otherwise specified.

Table 4: Recommended Operating Conditions

SYMBOL	PARAMETER	MIN	MAX	UNITS
V <sub>cc</sub>	Supply voltage	1.65	5.5	V
Vı	Input voltage range	0	5.5	V
Vo	Output voltage range	0	$V_{CC}$	V
	V <sub>CC</sub> = 1.65 to 1.95 V	1.4	=	
V <sub>IH</sub>	HIGH-level input voltage	1.9	-	V
	V <sub>CC</sub> = 3.0 to 3.6 V	2.5	-	V
	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	3.8	-	
	V <sub>CC</sub> = 1.65 to 1.95 V	-	0.4	
V	LOW-level input voltage $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	-	0.6	V
V <sub>IL</sub>	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	-	0.9	V
	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	-	1.35	
	V <sub>CC</sub> = 1.65 to 1.95 V	-	-4	
la	HIGH-level output current $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	-	-8	mA
I <sub>OH</sub>	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	-	-16	
	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	-	-24	
	V <sub>CC</sub> = 1.65 to 1.95 V	-	4	
I <sub>OL</sub>	LOW-level output current $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	-	8	mA
'OL	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	-	16	IIIA
	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	-	24	
	V <sub>CC</sub> = 1.65 to 1.95 V	-	1000	
t <sub>r</sub> , t <sub>f</sub>	Input rise or fall time $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	-	600	ns
r, 4	(10% - 90%) $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	-	500	113
	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	-	400	

Table 5: Thermal Information

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Tj	Operating junction temperature	-55	-	+125	°C
$R_{\theta JA}$	Junction to ambient thermal resistance	-	100	-	°C/W

**COPYRIGHT 2021 APOGEE SEMICONDUCTOR** 

### AP54RHC00 DATASHEET

# Rad-Hard Quad 2-Input NAND Gate with cold sparing



### **5.3 STATIC CHARACTERISTICS**

All parameters are specified across the entire operating temperature range unless otherwise specified.

**Table 6:** DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNITS
		I <sub>O</sub> = 100 μA	1.65 to 5.5 V	-	0.02	0.05	V
		I <sub>O</sub> = 1 mA	1.65 to 5.5 V	-	0.05	0.1	V
			2.3 V	-	0.3	0.6	V
	LOW-level	$I_0 = 4 \text{ mA}$	3.0 V	-	0.2	0.4	V
			4.5 V	=	0.2	0.4	V
			2.3 V	-	0.6	1.0	V
V <sub>OL</sub>	output voltage	$I_0 = 8 \text{ mA}$	3.0 V	-	0.4	0.8	V
	output voitage		4.5 V	-	0.3	0.6	V
		I <sub>O</sub> = 16 mA	3.0 V	-	1.0	1.4	V
		10 - 10 111A	4.5 V	-	1.1	1.5	V
		I <sub>O</sub> = 24 mA	4.5 V	-	1.1	1.5	V
		I <sub>O</sub> = -100 μA	1.65 to 5.5 V	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.02	-	V
		I <sub>O</sub> = -1 mA	1.65 to 5.5 V	V <sub>CC</sub> - 0.15	V <sub>CC</sub> - 0.08	-	V
		I <sub>O</sub> = -4 mA	2.3 V	1.8	2.0	-	V
			3.0 V	2.6	2.8	-	V
			4.5 V	4.2	4.4	-	V
	HIGH-level		2.3 V	1.4	1.7	-	V
V <sub>OH</sub>	output voltage	$I_0 = -8 \text{ mA}$	3.0 V	2.2	2.5	-	V
	output voitage		4.5 V	3.9	4.1	-	V
		I <sub>O</sub> = -16 mA	3.0 V	1.5	2.0	-	V
		10 - 10 IIIA	4.5 V	3.3	3.8	-	V
		I <sub>O</sub> = -24 mA	4.5 V	3.0	3.5		V
I <sub>CC</sub>	Quiescent supply current	$V_I = V_{CC}$ or GND $I_O = 0$ mA	5.5 V		105	168	μΑ
l <sub>l</sub>	Input current	$V_I = V_{CC}$ or GND	1.65 to 5.5 V	_	=	±1	μA
I <sub>OFF</sub>	Powerdown leakage current <sup>(1,3)</sup>	V <sub>I</sub> = V <sub>CC</sub> or GND	OFF <sup>(2)</sup>	-	-	5	μΑ

<sup>(1)</sup> into any input or output port

REVISED: 2021-03-01

 $<sup>^{(2)}</sup>$   $V_{CC}$  is disconnected or at GND potential

<sup>(3)</sup> guaranteed by design

with cold sparing



### 5.4 DYNAMIC CHARACTERISTICS

All parameters are specified across the entire operating temperature range unless otherwise specified.

**Table 7:** AC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNITS
			4.5 to 5.5 V	-	7.6	11	ns
<b>t</b> <sub>pd</sub> <sup>(1)</sup>	Propagation Delay	C <sub>L</sub> = 50 pF	3.0 to 3.6 V	-	9	13	ns
Lpd `	(Input <b>A</b> <sub>n</sub> or <b>B</b> <sub>n</sub> to Output <b>Y</b> )	C[ - 30 pi	2.3 to 2.7 V	-	11	15	ns
			1.65 to 1.95 V	-	17	25	ns
C <sub>IN</sub>	Input Capacitance <sup>(2)</sup>	$V_I = V_{CC}$ or GND	1.65 to 5.5 V	-	2	4	pF
C <sub>PD</sub>	Power dissipation capacitance <sup>(2)</sup>	I <sub>O</sub> = 0 mA f = 1 MHz	5.5 V	-	40	-	pF

<sup>(1)</sup> equivalent to t<sub>PLH</sub>, t<sub>PHL</sub>


### 5.5 RADIATION RESILIENCE

For detailed radiation testing reports, please contact Apogee Semiconductor at sales@apogeesemi.com.

Table 8: Radiation Resilience Characteristics

PARAMETER	CONDITIONS	VALUE	UNITS
Total Ionizing Dose (TID)	Please contact Apogee Semiconductor for test report.	30	krad (Si)
SEE LET Threshold	Please contact Apogee Semiconductor for test report.	<80	MeV-cm <sup>2</sup> /mg

### 5.6 CHARACTERISTICS MEASUREMENT INFORMATION






Figure 3: Load circuit for outputs

Figure 4: Propagation delay measurement

COPYRIGHT 2021 APOGEE SEMICONDUCTOR

<sup>(2)</sup> guaranteed by design

with cold sparing



### 6 DETAILED DESCRIPTION

The AP54RHC00 is a quad 2-Input NAND gate intended to perform the Boolean function **NAND** (Y =  $\overline{A \cdot B}$ ) in positive logic. Designed to operate from a wide supply voltage of 1.65 to 5.5 V, it has fully redundant input and output stages providing for superior resiliency to single event effects.

The output and input stages are constructed with transient activated clamps (Figure 5, 6) that prevent inadvertent biasing of the  $V_{CC}$  power rail through parasitic diodes inherent to conventional input, output, and ESD circuits. The IC also incorporates an internal power-on reset (POR) circuit that prevents the output from driving erroneous results during power-on, and guarantees correct operation at power supply voltages as low as 1.65 V. While the supply is ramping, the POR holds the output buffer in tri-state, a feature that prevents unwanted DC current during cold sparing on input and output pins.

The AP54RHC family's I/O protection circuitry allows for cold sparing configurations as it avoids a leakage current penalty on inputs and outputs while in a power-down state. This can result in considerable power savings in systems where multiple-path redundancy is employed. The ESD clamp circuits for this logic family are designed to support Class 2 ESD levels of 4 kV HBM and 500 V CDM.




Figure 5: Details of input pin structure

Figure 6: Details of output pin structure

COPYRIGHT 2021 APOGEE SEMICONDUCTOR

REVISED: 2021-03-01

with cold sparing



### 7 APPLICATIONS INFORMATION

#### 7.1 USE IN COLD-SPARING CONFIGURATION

As the AP54RHC family is radiation-hardened by design and includes internal TMR, it can be utilized in high-reliablity applications without additional supporting circuitry or devices. Nonetheless, some application requirements call for fully-redundant designs, where an "A" and a "B" device are required, often on separate power rails.




Figure 7: Two-path cold-sparing configuration.

With the cold-sparing capability of the AP54RHC family, fully redundant "A" and "B" functions may be placed in parallel (as seen in Figure 7) running off redundant power supplies. The inputs and outputs on each one of these functions are assumed to be based on the AP54RHC family, allowing for direct parallel connection without unwanted leakage current paths during cold sparing. In the event of a failure in power supply A or within function A, the system can simply shut power supply A off and switch on power supply B, without requiring additional input or output switching or configuration changes.

### 7.2 POWER SUPPLY RECOMMENDATIONS

This device can operate at any voltage within the range specified in Table 4 Recommended Operating Conditions.

At a minimum, a 16 VDC (or higher), X7R-rated 0.1 μF ceramic decoupling capacitor should be placed near (within 1 cm) the V<sub>CC</sub> pin of the device.

### 7.3 APPLICATION TIPS


Unused **inputs** must **not** be left floating. They may be connected to either a low (GND) or high ( $V_{CC}$ ) bias to provide a known state at the input of the device. Resistors may be used to tie off unused inputs. In the event of a design change, such resistors can be removed, thereby allowing use of the inputs without having to cut traces on the PCB.

An unused **output** may be left floating. It is suggested that it be routed to a test point or similar accessible structure in case the gate needs to be utilized as part of a design revision.

POGEE

with cold sparing

### 8 PACKAGING INFORMATION



#### Notes:

- 1. All linear dimensions are in millimeters. Dimensioning and tolerancing are as per ISO/TS 128-71:2010 2. The part is compliant with JEDEC MO-153 specifications.
- \* Body width does **not** include interlead flash. Interlead flash shall not exceed 0.25 mm each side.
- \*\* Body length does **not** include mold flash, protrusion, or gate burrs. Mold flash, protrusions, and gate burrs shall not exceed 0.15 mm on each side.

Figure 8: Package Mechanical Detail

with cold sparing



### 9 ORDERING INFORMATION

Example part numbers for the AP54RHC00 are listed in Table 9. The full list of options for this part can be found in Figure 9. Please contact Apogee Semiconductor sales at sales@apogeesemi.com for further information on sampling, lead time and purchasing on specific part numbers.

Table 9: AP54RHC00 Ordering Information

DEVICE	DESCRIPTION	PACKAGE
AP54RHC00ELT-W	Radiation Hardened Quad 2-Input NAND Gate (for evaluation only)	Plastic TSSOP-14
AP54RHC00ALT-T	Radiation Hardened Quad 2-Input NAND Gate (30 krad (Si))	Plastic TSSOP-14




Figure 9: Part Number Decoder

- 1. RHA Designation
  - **P** 30 krad (Si)
- 2. Part Number
  - \_ 00 (Quad 2-Input NAND Gate)
- 3. Pedigree
  - **A** -55 to +125 °C (Burn-in)
  - **B** -55 to +125 °C (No burn-in)
  - **E** 25 °C Functional Test Only (Evaluation)
- 4. Lead Finish
  - L Tin-Lead (SnPb)
  - **T** Matte Tin (Sn)
- 5. Package
  - **T** 14-pin Thin Shrink Small Outline Package (TSSOP)
- 6. Packaging
  - **W** Waffle Pack
  - **J** JEDEC Tray
  - **R** Tape and Reel
  - **T** Tube

### **10 REVISION HISTORY**

REVISION	DESCRIPTION	DATE
A03	Revamped static and dynamic characteristics with new test data.	2021-03-01
A02	Update Static and Dynamic characteristics.	2020-08-07
A01	Initial public release.	2020-02-29
A00	Initial internal release.	2019-07-05

For the latest version of this document, please visit https://www.apogeesemi.com.

REVISED: 2021-03-01