

# Radiation Hardened Dual 3-Input Majority Voter with cold sparing

#### 1 GENERAL DESCRIPTION

The AP54RHC301 is a radiation-hardened by design dual 3-Input Majority Voter that is ideally suited for space, medical imaging and other applications demanding radiation tolerance and high reliability. It is fabricated in a 180 nm CMOS process utilizing proprietary radiation-hardening techniques, delivering high resiliency to single-event effects (SEE) and to a total ionizing dose (TID) up to 30 krad (Si).

This device is a member of the Apogee Semiconductor AP54RHC logic family operating across a voltage supply range of 1.65 V to 5.5 V.

The AP54RHC301 is an unique discrete majority voter logic function that offers two instances of a triple-input voter gate, with individual error outputs. In addition, a dedicated "error detected" indication is available, in addition to an external error input signal.

Zero-power penalty™ cold-sparing is supported, along with Class 2 ESD protection on all inputs and outputs. A proprietary output stage and robust power-on reset (POR) circuit allow the AP54RHC301 to be cold-spared in any redundant configuration with no static power loss on any pad of the device. The redundant output stage also features a high drive capability with low static power loss.

The AP54RHC301 also features a triple-redundant design throughout its entire circuitry, which allows it to be immune to single-event transients (SET) without requiring additional redundant devices.

Ordering information may be found in Table 9 on Page 12.

#### 1.1 FEATURES

- · 1.65 VDC to 5.5 VDC operation
- Inputs tolerant up to 5.5 VDC at any V<sub>CC</sub>
- Provides logic-level down translation to V<sub>CC</sub>
- Extended operating temperature range (-55 °C to +125 °C)

- Proprietary cold-sparing capability with zero static power penalty
- Built-in triple redundancy for enhanced reliability

Internal power-on reset (POR) circuitry ensures

- reliable power up and power down responses during hot plug and cold sparing operations
- Class 2 ESD protection (4000 V HBM, 500 V CDM)
- TID resilience of 30 krad (Si)
- · SEL resilient up to LET of 80 MeV-cm<sup>2</sup>/mg

#### 1.2 LOGIC DIAGRAM

The AP54RHC301 logic function is shown below:




Figure 1: AP54RHC301 logic diagram

# **AP54RHC301**

# Rad-Hard Dual 3-Input Majority Voter with cold sparing



# **CONTENTS**

DATASHEET

1	1.1	reral Description Features	<b>1</b> 1			Radiation Resilience	7
	1.2	Logic Diagram	1	6	Det	ailed Description	8
2	Acro	onyms and Abbreviations	2	7	App	lications Information	9
3	<b>Log</b> 3.1	ic Data Truth Table	<b>3</b>		7.1 7.2 7.3	Applications Example	10
4	Pin	Configuration	3	8	Pac	kaging Information	11
5	<b>Elec</b> 5.1	ctrical Characteristics Absolute Maximum Ratings	<b>4</b> 4	9	Ord	ering Information	12
	5.2	Recommended Operating Conditions	5	10	Rev	ision History	12
	5.3 5.4	Static Characteristics	6 7	11	Leg	al	13
LI	IST	OF TABLES					
	1 2 3 4 5	Truth Table Device Pinout Absolute Maximum Ratings Recommended Operating Conditions Thermal Information	3 4 5 5		6 7 8 9	DC Electrical Characteristics	7
LI	IST	OF FIGURES					
	1 2 3 4 5	AP54RHC301 logic diagram	1 3 7 7 8		6 7 8 9 10	Output Pin Structure	9 10 11

# **2 ACRONYMS AND ABBREVIATIONS**

ESD	Electrostatic Discharge
POR	Power On Reset
RHA	Radiation Hardness Assu

Assurance

Single Event Effects SEE Single Event Latchup SEL Single Event Transient SET Total Ionizing Dose TID Triple Modular Redundancy TMR Charged-device Model CDM

HBM Human-body Model

with cold sparing



### 3 LOGIC DATA

#### 3.1 TRUTH TABLE

The AP54RHC301 truth table is found in Table 1.**H** indicates HIGH logic level, **L** indicates LOW logic level and **X** indicates DON'T CARE. Subscript **n** reflects one of the two functions in the device (1 to 2).

Table 1: AP54RHC301 device truth table

	Input		0	utput
An	B <sub>n</sub>	Cn	Yn	E <sub>OUT</sub> n
L	L	L	L	L
L	L	Н	L	Н
L	Н	L	L	Н
L	Н	Н	Н	Н
Н	L	L	L	Н
Н	L	Н	Н	Н
Н	Н	L	Н	Н
Н	Н	Н	Н	L

Input	Intern	Output	
E <sub>IN</sub>	E <sub>OUT</sub> 1	E <sub>OUT</sub> 2	E <sub>DET</sub>
L	L	L	L
Х	Х	Н	Н
Х	Н	Х	Н
Н	Х	Х	Н

# **4 PIN CONFIGURATION**




Figure 2: AP54RHC301 device pinout overview

Table 2: AP54RHC301 device pinout description

PIN NAME(S)	PIN NUMBER(S)	DESCRIPTION
A1, B1, C1	1, 2, 3	Logic Inputs
A2, B2, C2	8, 9, 10	Logic inputs
Y1	4	Logic Outputs
Y2	11	Logic Outputs
E <sub>IN</sub>	6	External Voter Error Input
E <sub>OUT</sub> 1	13	Internal Voter Error Outputs
E <sub>OUT</sub> 2	12	internat voter Error outputs
E <sub>DET</sub>	13	Error Detected Output
V <sub>CC</sub>	14	Positive Voltage Supply
GND	7	Ground

with cold sparing



### 5 ELECTRICAL CHARACTERISTICS

The sign convention for current follows JEDEC standards with negative values representing current sourced from the device and positive values representing current sunk into the device.

#### 5.1 ABSOLUTE MAXIMUM RATINGS

Excursions beyond the values listed in Table 3 may cause permanent damage to the device. Proper function of the device cannot be guaranteed if these values are exceeded, and long-term device reliability may be affected. Functionality of the device at these values, or beyond those listed in Recommended Operating Conditions (Table 4) is not guaranteed.

All parameters are specified across the entire operating temperature range unless otherwise specified.

Table 3: Absolute Maximum Ratings

SYMBOL	PARAMETER		VALUE	UNITS	
V <sub>cc</sub>	Supply Voltage	Supply Voltage			
VI	Input voltage range	-0.5 to +5.5	V		
Vo	Output voltage range	-0.5 to V <sub>CC</sub> + 0.5 <sup>(1)</sup>	V		
I <sub>IK</sub> (V <sub>I</sub> < 0)	Input clamp current		100	mA	
I <sub>0</sub>	Continuous output current (per pin)		100	mA	
I <sub>cc</sub>	Maximum supply current		100	mA	
V <sub>ESD</sub>	ESD Voltage	НВМ	4000	V	
V ESD	CDM		500	V	
T <sub>J</sub>	Operating junction temperature range		-55 to +150	°C	
T <sub>STG</sub>	Storage temperature range		-65 to +150	°C	

 $<sup>^{(1)}</sup>$  V<sub>O</sub> must remain below absolute maximum rating of V<sub>CC</sub>

REVISED: 2021-07-30

# Rad-Hard Dual 3-Input Majority Voter with cold sparing

DATASHEET



## 5.2 RECOMMENDED OPERATING CONDITIONS

All recommended parameters below are specified across the entire operating temperature range unless otherwise specified.

**Table 4:** Recommended Operating Conditions

SYMBOL	PARAMETER	MIN	MAX	UNITS
V <sub>cc</sub>	Supply voltage	1.65	5.5	V
Vı	Input voltage range	0	5.5	V
Vo	Output voltage range	0	V <sub>CC</sub>	V
	V <sub>CC</sub> = 1.65 to 1.95 V	1.4	=	
V	HIGH-level input voltage $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	1.9	-	V
V <sub>IH</sub>	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	2.5	-	<b>'</b>
	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	3.8	-	
	$V_{CC}$ = 1.65 to 1.95 V	-	0.4	
V <sub>IL</sub>	LOW-level input voltage	-	0.6	V
VIL	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	-	0.9	
	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	-	1.35	
	V <sub>CC</sub> = 1.65 to 1.95 V	-	-4	mA
I <sub>OH</sub>	HIGH-level output current $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	-	-8	
ЮН	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	-	-16	
	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	-	-24	
	$V_{CC}$ = 1.65 to 1.95 V	-	4	
I	LOW-level output current $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	-	8	mA
I <sub>OL</sub>	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	-	16	IIIA
	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	-	24	
	V <sub>CC</sub> = 1.65 to 1.95 V	=	1000	
t <sub>r</sub> , t <sub>f</sub>	Input rise or fall time $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	-	600	nc
Lr, Lf	(10% - 90%) $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	-	500	ns
	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	-	400	

Table 5: Thermal Information

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Tj	Operating junction temperature	-55	-	+125	°C
$R_{\theta JA}$	Junction to ambient thermal resistance	-	100	=	°C/W

# Rad-Hard Dual 3-Input Majority Voter with cold sparing

DATASHEET



# **5.3 STATIC CHARACTERISTICS**

All parameters are specified across the entire operating temperature range unless otherwise specified.

**Table 6:** DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNITS
		Ι <sub>Ο</sub> = 100 μΑ	1.65 to 5.5 V	=	0.02	0.05	V
		I <sub>O</sub> = 1 mA	1.65 to 5.5 V	=	0.05	0.1	V
			2.3 V	=	0.3	0.6	V
		I <sub>O</sub> = 4 mA	3.0 V	-	0.2	0.4	V
			4.5 V	-	0.2	0.4	V
	LOW-level		2.3 V	-	0.6	1.0	V
V <sub>OL</sub>	output voltage	I <sub>O</sub> = 8 mA	3.0 V	-	0.4	0.8	V
	output voltage		4.5 V	-	0.3	0.6	V
		I <sub>O</sub> = 16 mA	3.0 V	-	1.0	1.4	V
			4.5 V	=	1.1	1.5	V
		I <sub>O</sub> = 24 mA	4.5 V	-	1.1	1.5	V
		I <sub>O</sub> = -100 μA	1.65 to 5.5 V	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.02	-	V
	HIGH-level	I <sub>O</sub> = -1 mA	1.65 to 5.5 V	V <sub>CC</sub> - 0.15	V <sub>CC</sub> - 0.08	=	V
		I <sub>O</sub> = -4 mA	2.3 V	1.8	2.0	-	V
			3.0 V	2.6	2.8	-	V
			4.5 V	4.2	4.4	-	V
		I <sub>O</sub> = -8 mA	2.3 V	1.4	1.7	-	V
V <sub>OH</sub>	output voltage		3.0 V	2.2	2.5	-	V
	output voltage		4.5 V	3.9	4.1	-	V
		I <sub>O</sub> = -16 mA	3.0 V	1.5	2.0	-	V
		10 10 1114	4.5 V	3.3	3.8	-	V
		I <sub>O</sub> = -24 mA	4.5 V	3.0	3.5	-	V
I <sub>cc</sub>	Quiescent	$V_I = V_{CC}$ or GND	5.5 V		125	205	μΑ
	supply current	I <sub>O</sub> = 0 mA	3.5 V		125	203	μΛ
lı	Input current	$V_I = V_{CC}$ or GND	1.65 to 5.5 V	-	-	±1	μΑ
I <sub>OFF</sub>	Powerdown leakage current <sup>(1)</sup>	V <sub>I</sub> = V <sub>CC</sub> or GND	OFF <sup>(2)</sup>	-	-	5	μΑ

<sup>(1)</sup> into any input or output port

REVISED: 2021-07-30

DOC ID: 601-000-008-A06 (SUBMIT DOCUMENTATION FEEDBACK)

 $<sup>^{(2)}</sup>$   $V_{CC}$  is disconnected or at GND potential

with cold sparing



### 5.4 DYNAMIC CHARACTERISTICS

All parameters are specified across the entire operating temperature range unless otherwise specified.

**Table 7:** AC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNITS
			4.5 to 5.5 V	-	7.6	11	ns
<b>t</b> <sub>pd</sub> <sup>(1)</sup>	Propagation Delay	C <sub>L</sub> = 50 pF	3.0 to 3.6 V	-	9	13	ns
<b>L</b> pd □	(Input $\mathbf{A_n}$ , $\mathbf{B_n}$ or $\mathbf{C_n}$ to Output $\mathbf{Y_n}$ )	CL - 30 pi	2.3 to 2.7 V	-	11	15	ns
			1.65 to 1.95 V	-	17	25	ns
	Propagation Delay		4.5 to 5.5 V	-	11	16	ns
	(Input $A_n$ , $B_n$ or $C_n$	C <sub>L</sub> = 50 pF	3.0 to 3.6 V	-	15	21	ns
t <sub>err_det</sub>	to Output <b>E<sub>OUT</sub>n</b> )	CL - 30 pi	2.3 to 2.7 V	-	17	24	ns
	το σατρατ <b>Εουτί</b> ί)		1.65 to 1.95 V	-	26	35	ns
			4.5 to 5.5 V	-	7.6	11	ns
<b>.</b> .	Propagation Delay	C <sub>L</sub> = 50 pF	3.0 to 3.6 V	-	9	13	ns
t <sub>pd_err</sub>	(Input <b>E<sub>IN</sub> t</b> o Output <b>E<sub>DET</sub>)</b>	CL - 30 pi	2.3 to 2.7 V	-	11	15	ns
			1.65 to 1.95 V	-	17	25	ns
C <sub>IN</sub>	Input Capacitance <sup>(2)</sup>	$V_I = V_{CC}$ or GND	1.65 to 5.5 V	-	2	4	pF
C	Power dissipation	I <sub>O</sub> = 0 mA	5.5 V				ъГ
C <sub>PD</sub>	capacitance <sup>(2)</sup>	f = 1 MHz	5.5 V	_	40	=	pF

 $<sup>^{(1)}</sup>$  equivalent to  $t_{PLH}$ ,  $t_{PHL}$ 

## 5.5 RADIATION RESILIENCE

For detailed radiation testing reports, please contact Apogee Semiconductor at sales@apogeesemi.com.

Table 8: Radiation Resilience Characteristics

PARAMETER	CONDITIONS	VALUE	UNITS
Total Ionizing Dose (TID)	Please contact Apogee Semiconductor for test report.	30	krad (Si)
SEE LET Threshold	Please contact Apogee Semiconductor for test report.	<80	MeV-cm <sup>2</sup> /mg

#### 5.6 CHARACTERISTICS MEASUREMENT INFORMATION




Figure 3: Load circuit for outputs

Figure 4: Propagation delay measurement

<sup>(2)</sup> guaranteed by design

DATASHEET

with cold sparing



#### **6 DETAILED DESCRIPTION**

The AP54RHC301 is a dual three-input majority voter gate that that offers two instances of a triple-input voter gate, with individual error outputs, a dedicated "error detected" output, and an external error signal input. Designed to operate from a wide supply voltage of 1.65 to 5.5 V, it has fully redundant input and output stages providing for superior resiliency to single event effects.

The output and input stages are constructed with transient activated clamps (Figure 5, 6) that prevent inadvertent biasing of the  $V_{CC}$  power rail through parasitic diodes inherent to conventional input, output, and ESD circuits. The IC also incorporates an internal power-on reset (POR) circuit that prevents the output from driving erroneous results during power-on, and guarantees correct operation at power supply voltages as low as 1.65 V. While the supply is ramping, the POR holds the output buffer in tri-state, a feature that prevents unwanted DC current during cold sparing on input and output pins.

The AP54RHC family's I/O protection circuitry allows for cold sparing configurations as it avoids a leakage current penalty on inputs and outputs while in a power-down state. This can result in considerable power savings in systems where multiple-path redundancy is employed. The ESD clamp circuits for this logic family are designed to support Class 2 ESD levels of 4 kV HBM and 500 V CDM.




Figure 5: Details of input pin structure

Figure 6: Details of output pin structure

**COPYRIGHT 2021 APOGEE SEMICONDUCTOR** 

with cold sparing



#### 7 APPLICATIONS INFORMATION

The voter function of the AP54RHC301 is intended to allow fault-free glitchless operation in logic systems employing triple redundancy, e.g. where specific logic functions are triplicated and all three identical functions are simultaneously active (Figure 7). This may be simple discrete logic that serves a specific purpose, or complex microcontroller-based logic that is responsible for multiple data-processing and control functions.

The three identical blocks are assumed to perform the same operation, share the same stimuli, and produce the same result at a given single-bit output (e.g., an on/off control line that turns on a valve). These three results are compared by the voter to make sure that they are in agreement.




Figure 7: Voter application example.

When only two of them are in agreement and the third one is not, the voter's output will produce the result of a majority vote  $(Y_n)$ , which assumes that a fault has occurred in the single function whose output did not agree with that of the other two. Alongside the vote result, the voter will also produce an error signal  $(E_{OUT}n)$ , which may be used to produce a fault notification.

This fault may be either the result of permanent damage in that function, or may be the consequence of a SEE, in which case there is a chance that the block will return to normal functionality and the error indication will be reset. The AP54RHC301 contains two instances of this voting function.

#### 7.1 APPLICATIONS EXAMPLE

As the AP54RHC family is radiation-hardened by design and includes internal TMR, it can be utilized in high-reliablity applications without additional supporting circuitry or devices. Nonetheless, some application requirements call for fully-redundant designs, where an "A" and a "B" device are required, often on separate power rails.

With the cold-sparing capability of the AP54RHC family, fully redundant "A" and "B" functions may be placed in parallel (as seen in Figure 8) running off redundant power supplies. The inputs and outputs on each one of these functions are assumed to be based on the AP54RHC family, allowing for direct parallel connection without unwanted leakage current paths during cold sparing. In the event of a failure in power supply A or within function A, the system can simply shut power supply A off and switch on power supply B, without requiring additional input or output switching or configuration changes.

POGEE

DATASHEET with cold sparing




Figure 8: Cold sparing example.

#### 7.2 POWER SUPPLY RECOMMENDATIONS

This device can operate at any voltage within the range specified in Table 4 Recommended Operating Conditions.

At a minimum, a 16 VDC (or higher), X7R-rated 0.1 μF ceramic decoupling capacitor should be placed near (within 1 cm) the V<sub>CC</sub> pin of the device.

#### 7.3 APPLICATION TIPS


Unused **inputs** must **not** be left floating. They may be connected to either a low (GND) or high (V<sub>CC</sub>) bias to provide a known state at the input of the device. Resistors may be used to tie off unused inputs. In the event of a design change, such resistors can be removed, thereby allowing use of the inputs without having to cut traces on the PCB.

An unused **output** may be left floating. It is suggested that it be routed to a test point or similar accessible structure in case the gate needs to be utilized as part of a design revision.

with cold sparing



### 8 PACKAGING INFORMATION



#### Notes

- 1. All linear dimensions are in millimeters. Dimensioning and tolerancing are as per ISO/TS 128-71:2010 2. The part is compliant with JEDEC MO-153 specifications.
- \* Body width does **not** include interlead flash. Interlead flash shall not exceed 0.25 mm each side.
- \*\* Body length does **not** include mold flash, protrusion, or gate burrs. Mold flash, protrusions, and gate burrs shall not exceed 0.15 mm on each side.

Figure 9: Package Mechanical Detail

DATASHEET

with cold sparing




### 9 ORDERING INFORMATION

Example part numbers for the AP54RHC301 are listed in Table 9. The full list of options for this part can be found in Figure 10. Please contact Apogee Semiconductor sales at sales@apogeesemi.com for further information on sampling, lead time and purchasing on specific part numbers.

Table 9: AP54RHC301 Ordering Information

DEVICE	DEVICE DESCRIPTION			
AP54RHC301ELT-W	Radiation Hardened Dual 3-Input Majority Voter (for evaluation only)	Plastic TSSOP-14		
AP54RHC301ALT-R	Radiation Hardened Dual 3-Input Majority Voter (30 krad (Si))	Plastic TSSOP-14		



**Figure 10:** Part Number Decoder

- 1. RHA Designation
  - **P** 30 krad (Si)
- 2. Part Number
  - \_ 301 (dual 3-Input Majority Voter)
- 3. Pedigree
  - **A** -55 to +125 °C (Burn-in)
  - **B** -55 to +125 °C (No burn-in)
  - **E** 25 °C Functional Test Only (Evaluation)
- 4. Lead Finish
  - L Tin-Lead (SnPb)
- 5. Package
  - **T** 14-pin Thin Shrink Small Outline Package (TSSOP)
- 6. Packaging
  - **W** Waffle Pack or Pillow Stat Box
  - **R** Tape and Reel<sup>(1)</sup>

#### 10 REVISION HISTORY

REVISION	DESCRIPTION	DATE
A06	Updated ordering information.	2021-07-30
A05	Updated dynamic characteristics values.	2021-07-17
A04	Correct pin mappings in logic diagram.	2021-06-17
A03	Revamped static and dynamic characteristics with new test data.	2021-02-24
A02	Update Static and Dynamic characteristics.	2020-10-23
A01	Initial public release.	2020-02-29
A00	Initial internal release.	2019-07-05

For the latest version of this document, please visit https://www.apogeesemi.com.

REVISED: 2021-07-30

<sup>(1)</sup> Contact us for custom reel quantities. Orders less than full reel quantities may be shipped as cut tape.