

Radiation Hardened 5-channel Level Translator

with cold sparing and 3-state outputs

1 GENERAL DESCRIPTION

The **AP54RHC504** is a radiation-hardened by design **5channel level translator with 3-state outputs** that is ideally suited for space, medical imaging and other applications demanding radiation tolerance and high reliability. It is fabricated in a 180 nm CMOS process utilizing proprietary radiation-hardening techniques, delivering high resiliency to single-event effects (SEE) and to a total ionizing dose (TID) up to 30 krad (Si).

This device is a member of the Apogee Semiconductor AP54RHC logic family. All members of this family operate across a full **1.65 V to 5.5 V** range providing the system designer flexibility in logic-level interfaces. The AP54RHC504 can operate across this range on both of its supply voltage inputs, V_{CC}A and V_{CC}Y.

An output enable control pin allows the outputs to be placed in a high impedance (high-Z) state, simplifying usage in applications with shared busses or mixed power domains. Additionally, the outputs are placed in high-Z when $V_{CC}A$ is not present, ensuring that no loading or leakage paths are experienced at the output nodes when the input rail is not powered.

Zero-power penalty[™] cold-sparing is supported, along with Class 2 ESD protection on all inputs and outputs. A proprietary output stage and robust power-on reset (POR) circuit allow the AP54RHC504 to be cold-spared in any redundant configuration with no static power loss on any pad of the device. The redundant output stage also features a high drive capability with low static power loss.

The AP54RHC504 also features a triple-redundant design throughout its entire circuitry, which allows it to be immune to single-event transients (SET) without requiring additional redundant devices.

Ordering information may be found in Table 9 on Page 13.

1.1 FEATURES

- 1.65 VDC to 5.5 VDC operation
- Inputs tolerant up to 5.5 VDC at any $V_{CC}A$ or $V_{CC}Y$
- Extended operating temperature range (-55 °C to +125 °C)
- Proprietary **cold-sparing capability** with **zero** static power penalty
- Built-in triple redundancy for enhanced reliability
- Internal power-on reset (POR) circuitry ensures reliable power up and power down responses during hot plug and cold sparing operations
- Tri-state output drivers
- Class 2 ESD protection (4000 V HBM, 500 V CDM)
- TID resilience of 30 krad (Si)
- SEL resilient up to LET of 80 MeV-cm²/mg

1.2 LOGIC DIAGRAM

The AP54RHC504 logic function is shown below:




Figure 1: AP54RHC504 logic diagram



CONTENTS

1	Gen	eral Description	1	
	1.1	Features	1	
	1.2	Logic Diagram	1	6
2	Acro	onyms and Abbreviations	2	7
3	Log	ic Data	3	
4	Pin	Configuration	3	
5	Elec	trical Characteristics	4	8
	5.1	Absolute Maximum Ratings	4	9
	5.2	Recommended Operating Conditions	5	
	5.3	Static Characteristics	6	1
	5.4	Dynamic Characteristics	7	
	5.5	Radiation Resilience	7	1

	5.6	Characteristics Measurement Information	8
6	Det	ailed Description	9
7	Арр	lications Information	10
	7.1	Applications Example	10
	7.2	Power Supply Recommendations	11
	7.3	Application Tips	11
8	Pac	kaging Information	12
9	Ord	ering Information	13
10	Rev	ision History	13
11	Leg	al	14

LIST OF TABLES

1	Truth Table	3
2	Device Pinout	3
3	Absolute Maximum Ratings	4
4	Recommended Operating Conditions	5
5	Thermal Information	5

6	DC Electrical Characteristics	6
7	AC Electrical Characteristics	7
8	Radiation Resilience Characteristics	7
9	Ordering Information	13

LIST OF FIGURES

1	AP54RHC504 logic diagram	1
2	Device Pinout	3
3	Load Circuit	8
4	Propagation Delay	8
5	Enable and Disable Timing	8

6	Input Pin Structure	9
7		
8	Cold Spare Example	10
9	Package Mechanical Drawing	
10	Part Number Decoder	13

2 ACRONYMS AND ABBREVIATIONS

ESD	Electrostatic Discharge
POR	Power On Reset

- RHA Radiation Hardness Assurance
- SEE Single Event Effects
- SEL Single Event Latchup
- SET Single Event Transient
- TID Total Ionizing Dose
- TMR Triple Modular Redundancy
- CDM Charged-device Model
- HBM Human-body Model



3 LOGIC DATA

The AP54RHC504 truth table is found in Table 1. **H** indicates HIGH logic level, **L** indicates LOW logic level, **X** indicates DON'T CARE and **Z** indicates HIGH-Z (TRI-STATE). Subscript **n** reflects one of the five buffers in the device (1 to 5). $V_{cc}A$ is unpowered when disconnected or shorted to GND.

Table 1: AP54RHC504 device truth table

Supply	Inputs		Output
V _{cc} A	EN	An	Yn
Unpowered	Х	Х	Z
Powered	Н	Х	Z
Powered	L	L	L
Powered	L	Н	Н

4 PIN CONFIGURATION

	14 🗖 VccY
A1 🗖 2	13 🗖 Y1
A2 🖂 3	12 🗖 Y2
A3 🖂 4	11 🗖 Y3
A4 🗖 5	10 🗖 Y4
A5 🗖 6	9 🗖 Y5
GND 🖂 7	8 🗖 EN
L)

Figure 2: AP54RHC504 device pinout overview

Table 2: AP54RHC504 device pinout description

PIN NAME(S)	PIN NUMBER(S)	DESCRIPTION
A1	2	
A2	3	
A3	4	Inputs
A4	5	
A5	6	
Y1	13	
Y2	12	
Y3	11	3-State Outputs
Y4	10	
Y5	9	
EN	8	Output Enable (active-low)
V _{CC} A	1	Positive Voltage Supply (A Side)
V _{CC} Y	14	Positive Voltage Supply (Y Side)
GND	7	Ground



5 ELECTRICAL CHARACTERISTICS

The sign convention for current follows JEDEC standards with negative values representing current sourced from the device and positive values representing current sunk into the device.

5.1 ABSOLUTE MAXIMUM RATINGS

Excursions beyond the values listed in Table 3 may cause permanent damage to the device. Proper function of the device cannot be guaranteed if these values are exceeded, and long-term device reliability may be affected. Functionality of the device at these values, or beyond those listed in Recommended Operating Conditions (Table 4) is not guaranteed.

All parameters are specified across the entire operating temperature range unless otherwise specified.

SYMBOL	PARAMETER		VALUE	UNITS
V _{CC} A, V _{CC} Y	Supply Voltage		-0.5 to +5.5	V
VI	Input voltage range		-0.5 to +5.5	V
Vo	Output voltage range		-0.5 to V _{CC} + 0.5 ⁽¹⁾	V
$I_{IK}(V_{I} < 0)$	/ ₁ < 0) Input clamp current		100	mA
I ₀	Continuous output current (per pin)		100	mA
I _{CC}	Maximum supply current		100	mA
Vees	V _{ESD} ESD Voltage HBM CDM		4000	V
VESD			500	V
Tj	Operating junction temperature range		-55 to +150	°C
T _{STG}	Storage temperature range		-65 to +150	°C

Table 3: Absolute Maximum Ratings

 $^{(1)}\,$ V_0 must remain below absolute maximum rating of V_{CC}A, V_{CC}Y



5.2 RECOMMENDED OPERATING CONDITIONS

All recommended parameters below are specified across the entire operating temperature range unless otherwise specified.

SYMBOL	PARAMETER		MAX	UNITS
V _{CC} A, V _{CC} Y	Supply voltage		5.5	V
VI	Input voltage range	0	5.5	V
Vo	Output voltage range	0	$V_{CC}Y$	V
	V _{CC} A = 1.65 to 1.95	V 1.4	-	
VIH	HIGH-level input voltage $V_{CC}A = 2.3 \text{ to } 2.7 \text{ V}$	1.9	-	v
vін	$V_{CC}A = 3.0 \text{ to } 3.6 \text{ V}$	2.5	-	v
	V _{CC} A = 4.5 to 5.5 V	3.8	-	
	V _{CC} A = 1.65 to 1.95	V –	0.4	
VIL	LOW-level input voltage $V_{CC}A = 2.3 \text{ to } 2.7 \text{ V}$	-	0.6	V
۷IL	$V_{CC}A = 3.0 \text{ to } 3.6 \text{ V}$	-	0.9	v
	V _{CC} A = 4.5 to 5.5 V	-	1.35	
	V _{CC} Y = 1.65 to 1.95	V –	-4	
	HIGH-level output current $ \begin{array}{c} V_{CC} Y = 2.3 \text{ to } 2.7 \text{ V} \\ V_{CC} Y = 3.0 \text{ to } 3.6 \text{ V} \\ \hline V_{CC} Y = 4.5 \text{ to } 5.5 \text{ V} \end{array} $	-	-8	mA
I _{ОН}		-	-16	
		-	-24	
	V _{CC} Y = 1.65 to 1.95	V –	4	
Т.	$V_{CC}Y = 2.3$ to 2.7 V		8	mA
I _{OL}	LOW-level output current $V_{CC}Y = 3.0 \text{ to } 3.6 \text{ V}$	-	16	
	V _{CC} Y = 4.5 to 5.5 V	-	24	1
	V _{CC} A = 1.65 to 1.95	V -	1000	
+ +.	Input rise or fall time V _{CC} A = 2.3 to 2.7 V	-	600	ns
t _r , t _f	(10% - 90%) V _{CC} A = 3.0 to 3.6 V	-	500	115
	V _{CC} A = 4.5 to 5.5 V	-	400	1

Table 4: Recommended Operating Conditions

Table 5: Thermal Information

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Tj	Operating junction temperature	-55	-	+125	°C
R _{θJA}	Junction to ambient thermal resistance	-	100	-	°C/W



5.3 STATIC CHARACTERISTICS

All parameters are specified across the entire operating temperature range unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	V _{CC} Y	MIN	ТҮР	MAX	UNITS
		I ₀ = 100 μA	1.65 to 5.5 V	-	0.02	0.05	V
	LOW-level output voltage ⁽¹⁾	I ₀ = 1 mA	1.65 to 5.5 V	-	0.05	0.1	V
V _{oL}			2.3 V	-	0.3	0.6	V
		I ₀ = 4 mA	3.0 V	-	0.2	0.4	V
		1 ₀ – 4 IIIA	4.5 V	-	- 0.2	0.4	V
			2.3 V	-	0.6	1.0	V
		I ₀ = 8 mA	3.0 V	-	0.4	0.8	V
			4.5 V	-	1.0 1.4 1.1 1.4 1.1 1.4 V _{CC} Y - 0.02 - V _{CC} Y - 0.08 - 2.0 - 2.8 -	0.6	V
		l _o = 16 mA	3.0 V	-	1.0	1.4	V
		1 ₀ - 10 IIIA	4.5 V	-	1.1	1.5	V
		I ₀ = 24 mA	4.5 V	-	1.1	1.5	V
		I ₀ = -100 μA	1.65 to 5.5 V	V _{CC} Y - 0.1	V _{CC} Y - 0.02	-	V
	HIGH-level	I ₀ = -1 mA	1.65 to 5.5 V	V _{CC} Y - 0.15	V _{CC} Y - 0.08	-	V
			2.3 V	1.8	2.0	-	V
		$l = l m \Lambda$	3.0 V	2.6	2.8	-	V
		I ₀ = -4 mA	4.5 V	4.2	4.4	-	V
			2.3 V	1.4	1.7	-	V
V _{он}		I ₀ = -8 mA	3.0 V	2.2	2.5	-	V
	output voltage ⁽¹⁾		4.5 V	3.9	4.1	-	V
		I ₀ = -16 mA	3.0 V	1.5	2.0	-	V
		1 ₀ – -10 IIIA	4.5 V	3.3	3.8	-	V
		I ₀ = -24 mA	4.5 V	3.0	3.5	-	V
I _{cc} Y	Quiescent	V _I = GND, EN = "0"	5.5 V	-	100	150	μΑ
ICC I	supply current	$I_0 = 0 \text{ mA}$	5.5 V				
SYMBOL	PARAMETER	CONDITIONS	V _{cc} A	MIN	TYP	MAX	UNITS
l,	Input current	$V_1 = V_{CC} \text{ or } GND$	1.65 to 5.5 V	-	-	±1	μA
I _{oz}	Output leakage current ⁽²⁾	$V_1 = V_{CC} \text{ or } GND$ $\overline{EN} = "1"$	1.65 to 5.5 V	-	_	±2.5	μA
I _{OFF}	Powerdown leakage current ^(2, 3)	V _I = V _{CC} or GND	0 to 5.5 V	_	_	5	μΑ
I _{CC} A	Quiescent supply current	V _I = V _{CC} or GND I _O = 0 mA	5.5 V	-	13	18	μA

Table 6: DC Electrical Characteristics

 $^{(1)}$ V_{CC}A = 1.65 to 5.5 V for these conditions

 $^{(2)}\,$ V_{CC}Y = 0 to 5.5 V for these conditions

 $^{\rm (3)}~V_{CC}$ is disconnected or at GND potential



5.4 DYNAMIC CHARACTERISTICS

All parameters are specified across the entire operating temperature range unless otherwise specified.

SYMBOL PARAMETER CONDITIONS TYP UNITS V_{cc}Y MIN MAX 4.5 to 5.5 V 7.6 11 ns 3.0 to 3.6 V 9 Propagation Delay 13 ns $\mathbf{t_{pd}}^{(1)}$ $C_{1} = 50 \text{ pF}$ (Input A to Output Y) 2.3 to 2.7 V 11 15 ns 1.65 to 1.95 V 17 25 ns 4.5 to 5.5 V 15 25 ns 3.0 to 3.6 V 22 35 Output Enable Time ns $t_{en}^{(2)}$ $C_{L} = 50 \text{ pF}$ (Input **EN** to Output **Y**) 2.3 to 2.7 V 29 41 ns 1.65 to 1.95 V 43 53 ns 4.5 to 5.5 V 16 25 ns Output Disable Time 3.0 to 3.6 V 22 35 ns $\mathbf{t}_{dis}^{(3)}$ $C_{L} = 50 \text{ pF}$ (Input **EN** to Output **Y**) 2.3 to 2.7 V 28 40 ns -1.65 to 1.95 V 42 51 ns Channel-to-channel skew $C_{L} = 50 \text{ pF}$ 1.65 to 5.5 V 1 t_{sk} ns Input Capacitance⁽⁴⁾ $V_I = V_{CC}$ or GND CIN 1.65 to 5.5 V 2 4 рF Power dissipation $I_0 = 0$ mA, f = 1 MHz 5.5 V 40 pF CPD capacitance⁽⁴⁾

Table 7: AC Electrical Characteristics

⁽¹⁾ equivalent to t_{PLH} , t_{PHL}

- $^{(2)}$ equivalent to $t_{\text{PZL}}, t_{\text{PZH}}$
- $^{(3)}$ equivalent to $t_{\text{PLZ}}, t_{\text{PHZ}}$
- ⁽⁴⁾ guaranteed by design

5.5 RADIATION RESILIENCE


For detailed radiation testing reports, please contact Apogee Semiconductor at sales@apogeesemi.com.

Table 8: Radiation Resilience Characteristics

PARAMETER	CONDITIONS	VALUE	UNITS
Total Ionizing Dose (TID)	Please contact Apogee Semiconductor for test report.	30	krad (Si)
SEE LET Threshold	Please contact Apogee Semiconductor for test report.	<80	MeV-cm ² /mg



5.6 CHARACTERISTICS MEASUREMENT INFORMATION



TEST	S1
t _{pd}	Open
t _{PLZ} , t _{PZL}	V _{CC}
t _{PHZ} , t _{PZH}	GND

Figure 3: Load circuit for 3-state outputs




Figure 4: Propagation delay measurement




Figure 5: Enable and disable times, for low- and high-level enables



6 DETAILED DESCRIPTION


AP54RHC504

DATASHEET

The AP54RHC504 is a 5-channel level translator with 3-state outputs designed to operate from a wide supply voltage of 1.65 to 5.5 V with fully redundant input and output stages, providing for superior radiation resilience.

The output and input stages are constructed with transient activated clamps (Figure 6, 7) that prevent inadvertent biasing of the V_{CC} power rail through parasitic diodes inherent to conventional input, output, and ESD circuits. The IC also incorporates an internal power-on reset (POR) circuit that prevents the output from driving erroneous results during power-on, and guarantees correct operation at power supply voltages as low as 1.65 V. While the supply is ramping, the POR holds the output buffer in tri-state, a feature that prevents unwanted DC current during cold sparing on input and output pins.

The AP54RHC family's I/O protection circuitry allows for cold sparing configurations as it avoids a leakage current penalty on inputs and outputs while in a power-down state. This can result in considerable power savings in systems where multiple-path redundancy is employed. The ESD clamp circuits for this logic family are designed to support Class 2 ESD levels of 4 kV HBM and 500 V CDM.






Figure 6: Details of input pin structure

Figure 7: Details of output pin structure



7 APPLICATIONS INFORMATION

AP54RHC504

DATASHEET

The AP54RHC504 provides a simple and robust means of interfacing digital logic between different voltage levels and domains. It can shift logic signals up from a lower voltage to a higher voltage or shift signals down from higher to lower voltages.

As seen in Table 1, the AP54RHC504 offers several features that make interfacing between different domains simple. First, the absence of an input supply voltage results in a tri-state condition at the output. Second, the outputs may also be tri-stated through assertion of the $\overline{\text{EN}}$ pin, which can be tied with power-supply enables or other control signals.

Note

During tri-state, the application must ensure that the output pins are either held or switched to logic high or logic low levels i.e. close to V_{CC}Y or **GND**, otherwise increased supply current can occur.

In an application utilizing a modern FPGA with 1.8 V I/O buffers that needs to interface to systems running at higher voltages (i.e. 5 V), the AP54RHC504 can be used to shift these signals to a range appropriate for the FPGA. The AP54RHC504 provides integrated triple modular redundancy (TMR), as well as SET resiliency on each buffer. In the event the 5 V supply is off, the AP54RHC504 will automatically tri-state the output buffers. The EN pin of the device can be tied to the FPGA power-enable logic such that EN is de-asserted when the 1.8 V I/O rail is not present.

7.1 APPLICATIONS EXAMPLE

As the AP54RHC family is radiation-hardened by design and includes internal TMR, it can be utilized in highreliablity applications without additional supporting circuitry or devices. Nonetheless, some application requirements call for fully-redundant designs, where an "A" and a "B" device are required, often on separate power rails.




Figure 8: Cold sparing example.

With the cold-sparing capability of the AP54RHC family, fully redundant "A" and "B" functions may be placed in parallel (as seen in Figure 8) running off redundant power supplies. The inputs and outputs on each one of these functions are assumed to be based on the AP54RHC family, allowing for direct parallel connection without unwanted leakage current paths during cold sparing. In the event of a failure in power supply A or within function A, the system can simply shut power supply A off and switch on power supply B, without requiring additional input or output switching or configuration changes.



AP54RHC504 DATASHEET

7.2 POWER SUPPLY RECOMMENDATIONS

This device can operate at any voltage within the range specified in Table 4 Recommended Operating Conditions.

At a minimum, a 16 VDC (or higher), X7R-rated 0.1 μF ceramic decoupling capacitor should be placed near (within 1 cm) the V_{cc} pins of the device.

7.3 APPLICATION TIPS


Unused **inputs** must **not** be left floating. They may be connected to either a low (GND) or high (V_{CC}A) bias to provide a known state at the input of the device. Resistors may be used to tie off unused inputs. In the event of a design change, such resistors can be removed, thereby allowing use of the inputs without having to cut traces on the PCB.

An unused **output** may be left floating. It is suggested that it be routed to a test point or similar accessible structure in case the associated function needs to be utilized as part of a design revision.

AP54RHC504 DATASHEET Rad-Hard 5-channel Level Translator with cold sparing and 3-state outputs



8 PACKAGING INFORMATION



Notes:

1. All linear dimensions are in millimeters. Dimensioning and tolerancing are as per ISO/TS 128-71:2010 2. The part is compliant with JEDEC MO-153 specifications.

* Body width does **not** include interlead flash. Interlead flash shall not exceed 0.25 mm each side. ** Body length does **not** include mold flash, protrusion, or gate burrs. Mold flash, protrusions, and gate burrs shall not exceed 0.15 mm on each side.

Figure 9: Package Mechanical Detail




9 ORDERING INFORMATION

Example part numbers for the AP54RHC504 are listed in Table 9. The full list of options for this part can be found in Figure 10. Please contact Apogee Semiconductor sales at sales@apogeesemi.com for further information on sampling, lead time and purchasing on specific part numbers.

Table 9: AP54RHC504 Ordering Information

DEVICE	DESCRIPTION	PACKAGE	
AP54RHC504ALT-W	Radiation Hardened 5-channel Level Translator (30 krad (Si))	Plastic TSSOP-14	
AP54RHC504ELT-R	Radiation Hardened 5-channel Level Translator (for evaluation only)	Plastic TSSOP-14	



⁽¹⁾ Contact us for custom reel quantities. Orders less than full reel quantities may be shipped as cut tape.

10 REVISION HISTORY

REVISION	DESCRIPTION	DATE
A08	Updated pin structure diagram, tri-state biasing in application information, and ordering information	2022-05-08
A07	Correct output pin structure diagram.	2021-12-06
A06	Updated ordering information.	2021-07-30
A05	Formatting updates.	2021-06-23
A04	Correct test conditions for 1.65 VDC at -4 mA.	2021-01-19
A03	Further updates to static and dynamic characteristics.	2020-12-16
A02	Update Static and Dynamic characteristics.	2020-10-23
A01	Initial public release.	2020-02-29
A00	Initial internal release.	2019-07-05

For the latest version of this document, please visit https://www.apogeesemi.com.