





SECONDARY SIDE SYNCHRONOUS RECTIFICATION SWITCHER

Description

APR34309/A is a secondary side Combo IC, which combines an N-Channel MOSFET and a driver circuit designed for synchronous rectification (SR) in DCM operation. It also integrates output voltage detect function for primary side control system.

The N-Channel MOSFET has been optimized for low gate charge, low $R_{\text{DS(ON)}}$, fast switching speed and body diode reverse recovery performance.

The synchronous rectification can effectively reduce the secondary side rectifier power dissipation and provide high performance solution. By sensing MOSFET drain-to-source voltage, APR34309/A can output ideal drive signal with less external components. It can provide high performance solution for 5V output voltage application.

Same as AP4341, APR34309/A detects the output voltage and provides a periodical signal when the output voltage is lower than a certain threshold. By fast response to secondary side voltage, APR34309/A can effectively improve the transient performance of primary side control system.


The APR34309/A is available in SO-8EP package.

Features

- Synchronous Rectification for DCM Operation Flyback
- Eliminate Resonant Ring Interference
- Fast Detector of Supply Voltages
- Fewest External Components
- Totally Lead-free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)

Pin Assignments

(Top View)



Note: The DRAIN pin of internal MOSFET is exposed PAD, which is at the bottom of IC (the dashed box). The secondary current should flow from GND(pin 6,7,8) to this exposed PAD.

SO-8EP


Applications

- Adapters/Chargers for Cell/Cordless Phones, ADSL Modems, MP3 and Other Portable Apparatus
- Standby and Auxiliary Power Supplies

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.
- 2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

Typical Applications Circuit






Pin Descriptions

Pin Number	Pin Name	Function
1	DRISR	Synchronous rectification MOSFET drive.
2	VDET	Synchronous rectification sense input and dynamic function output, connected to DRAIN through a resistor.
3	AREF	Program a voltage reference with a resistor from AREF to GND, to enable synchronous rectification MOSFET drive signal.
4	VCC	Power supply, connected with system output.
5	DRAIN	Drain pin of internal MOSFET. The Drain voltage signal can obtain from this pin.
6, 7, 8	GND	Source pin of internal MOSFET, connected to Ground.
Exposed PAD	DRAIN	Drain pin of internal MOSFET. The secondary current should flow from GND (pin 6.7.8) to this DRAIN pad.

Functional Block Diagram





Absolute Maximum Ratings (Note 4)

Symbol	Parameter	Value	Unit
V _{cc}	Supply Voltage	-0.3 to 7.5	V
V _{DET} , V _{DRAIN}	Voltage at VDET, DRAIN Pin	-2 to 50	V
V_{AREF}, V_{DRISR}	Voltage at AREF, DRISR Pin	-0.3 to 6	V
I _D	Continuous Drain Current	20	А
I _{DM}	Pulsed Drain Current	80	A
P _D	Power Dissipation at T _A =+25°C	2.2	W
θ_{JA}	Thermal Resistance (Junction to Ambient) (Note 5)	56	°C/W
θ _{JC}	Thermal Resistance (Junction to Case) (Note 5)	12	°C/W
TJ	Operating Junction Temperature	+150	°C
T _{STG}	Storage Temperature	-65 to +150	°C
T _{LEAD}	Lead Temperature (Soldering, 10 sec)	+300	°C

Notes: 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

5. FR-4 substrate PC board, 2oz copper, with 1 inch² pad layout.

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
V _{CC}	Supply Voltage	3.3	6	V
T _A	Ambient Temperature	-40	+85	°C



APR34309/A

Electrical Characteristics (@T_A = +25°C, V_{CC}=5V, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply Voltage (VCC Pin)				•	•
I _{STARTUP}	Startup Current	V _{CC} =V _{STARTUP} -0.1V	_	35	150	μΑ
I _{OP}	Operating Current	VDET pin floating V _{CC} =V _{TRIGGER} +20mV	40	55	150	μА
V _{STARTUP}	Startup Voltage	-	2.6	3.1	3.4	V
_	UVLO	_	2.3	2.8	3.1	V
Dynamic Output	Section/Oscillator Section					
$V_{TRIGGER}$	Internal Trigger Voltage	-	5.25	5.3	5.35	V
_	Duty Cycle	-	4	15	18	%
tosc	Oscillation Period	V _{CC} =5V	18	30	37.5	μs
-	Output Maximum Current	$V_{CC} = V_{TRIGGER}$, VCC/VDET pin is separately connected to a 20Ω resistor	30	60	80	mA
t _{DIS}	Minimum Period	-	18	30	37.5	ms
V_{DIS}	Discharge Voltage	-	5.28	5.44	5.52	V
I _{DIS}	Discharge Current	V _{CC} =V _{DIS} +0.1V	1.5	3	4.5	mA
V _{DIS} -V _{TRIGGER}	Trigger Discharger Gap	-	30	110	_	mV
V _{OVP}	Overshoot Voltage for Discharge	-	5.8	5.9	6.0	V
I _{OVP}	Overshoot Current for Discharge	$V_{CC}=V_{OVP}+0.1V$, VCC pin is connected to a 20 Ω resistor	40	_	100	mA
Synchronous Vol	tage Detect					
V_{THON}	Gate Turn-on Threshold	_	0	_	1	V
V_{THOFF}	Gate Turn-off Threshold	_	-11	-8	-5	mV
t_{DON}	Turn-on Delay Time	From V _{THON} to V _{DRISR} =1V	_	70	130	ns
t _{DOFF}	Turn-off Propagation Delay Time	From V _{THOFF} to V _{DRISR} =3V	_	100	150	ns
t _{RG}	Gate Turn-on Rising Time	From 1V to 3V, C _L =4.7nF	_	50	100	ns
t _{FG}	Gate Turn-off Falling Time	From 3V to 1V, C _L =4.7nF	-	50	100	ns
t _{LEB_S}	- Minimum On Time	$(V_{DET}-V_{CC})*t_{ONP}=25V\mu s$	0.9	1.8	2.7	
t _{LEB_L}	- Minimum On Time	$(V_{DET}-V_{CC})*t_{ONP}=50V\mu s$	_	_	6.5	μs
V _{DRISR_HIGH}	Drive Output Voltage	V _{CC} =5V	3.7	-	_	V
$V_{\text{S_MIN}}$	SR Minimum Operating Voltage (Note 6)	-	-	-	4.5	V
t _{OVP_LAST}	Added OVP Discharge Time	_	_	2.0	_	ms
Kqs	(Note 7)	(V _{DET} -V _{CC})*t _{ONP} = 25Vμs	0.325	_	0.515	mA*µs

Notes: 6. This item specifies the minimum SR operating voltage of V_{IN_DC} , $V_{IN_DC} \ge N_{PS} * V_{S_MIN}$. 7. This item is used to specify the value of R_{AREF} .



Electrical Characteristics (@TA =+25°C, unless otherwise specified. Cont.)

MOSFET Static Characteristics

Parameters	Symbol	Conditions	Min	Тур	Max	Unit
Drain to Source Breakdown Voltage	V _{DSS(BR)}	V _{GS} =0V, I _D =0.25mA	50	_	100	V
Gate Threshold Voltage	$V_{\text{GS(TH)}}$	V _{DS} =V _{GS} , I _D =0.25mA	0.7	1.3	2	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =50V, V _{GS} =0V	-	-	1	μA
Gate to Source Leakage Current	I _{GSS}	V _{GS} =10V, V _{DS} =0V	-	-	100	nA
Drain to Source On-state Resistance	R _{DS(ON)}	V _{GS} =4.5V, I _D =3A	-	8	-	mΩ

MOSFET Dynamic Characteristics

APR34309A

Parameters	Symbol	Conditions	Min	Тур	Max	Unit
Input Capacitance	C _{iss}		-	4149	_	
Output Capacitance	Coss	V _{GS} =0V, V _{DS} =25V, f=1MHz	_	206	_	pF
Reverse Transfer Capacitance	C _{rss}		_	159	_	
Gate to Source Charge	Q _{gs}	V_{GS} =0V to 10V, V_{DD} =25V,	_	10.3	_	
Gate to Drain Charge (Miller Charger)	Q _{gd}	I _D =15A	_	8.4	_	nC
Total Gate Charge	Qg	V _{GS} =4.5V	_	39	_	
Gate Resistance	Rg	-	-	1.8	-	Ω

APR34309

Parameters	Symbol	Conditions	Min	Тур	Max	Unit
Input Capacitance	C _{iss}		-	1872	_	
Output Capacitance	C _{oss}	V _{GS} =0V, V _{DS} =25V, f=1MHz	_	506	-	pF
Reverse Transfer Capacitance	C _{rss}		_	43	-	
Gate to Source Charge	Q _{gs}	V _{GS} =0V to 10V, V _{DD} =25V,	-	3.1	_	
Gate to Drain Charge (Miller Charger)	Q _{gd}	I _D =15A	_	4.8	-	nC
Total Gate Charge	Qg	V _{GS} =4.5V	-	15	-	
Gate Resistance	R _g	-	-	1.8	_	Ω



Output Voltage Detect Function Description




Figure 1. Typical Waveforms of APR34309/A

When V_{CC} is beyond power-on voltage (V_{ON}), the APR34309/A starts up. The VDET pin asserts a periodical pulse and the oscillation period is t_{OSC} . When V_{CC} is beyond the trigger voltage ($V_{TRIGGER}$), the periodical pulse at VDET pin is discontinued. When V_{CC} is beyond the discharge voltage (V_{DIS}), the discharge circuit will be enabled, and a 3mA current will flow into VCC pin. When V_{CC} is higher than the overshoot voltage (V_{OVP}), the APR34309/A will enable a discharge circuit, the discharge circuit will last an additional t_{OVP_LAST} after V_{CC} falls below the overshoot voltage. At the same time, the periodical pulse at VDET pin will be disabled.

When the V_{CC} falls below the power-off voltage (V_{OFF}), the APR34309/A will shut down.

Operation Description

MOSFET Driver

The operation of the SR is described with timing diagram shown in Figure 2. APR34309/A monitors the MOSFET drain-source voltage. When the drain voltage is lower than the turn-on threshold voltage V_{THON} , the IC outputs a positive drive voltage after a turn-on delay time (t_{DON}). The MOSFET will turn on and the current will transfer from the body diode into the MOSFET's channel.

In the process of drain current decreasing linearly toward zero, the drain-source voltage rises synchronically. When it rises over the turn off threshold voltage V_{THOFF}, APR34309/A pulls the drive signal down after a turn-off delay (t_{DOFF}).




Figure 2. Typical Waveforms of APR34309/A



Operation Description (Cont.)

Minimum On Time

When the controlled MOSFET gate is turned on, some ringing noise is generated. The minimum on-time timer blanks the V_{THOFF} comparator, keeping the controlled MOSFET on for at least the minimum on time. If V_{THOFF} falls below the threshold before minimum on time expires, the MOSFET will keep on until the end of the minimum on time.

The minimum on time is in direct proportion to the (V_{DET}-V_{CC})*t_{ONP}. When (V_{DET}-V_{CC})*t_{ONP}=5V*5µs, the minimum on time is about 1.8µs.

The Value and Meaning of AREF Resistor

As to DCM operation Flyback converter, after secondary rectifier stops conduction the primary MOSFET Drain-to-source ringing waveform is resulted from the resonant of primary inductance and equivalent switch device output capacitance. This ringing waveform probably leads to Synchronous Rectifier error conduction. To avoid this fault happening, APR34309/A has a special function design by means of volt-second product detecting. From the sensed voltage of VDET pin to see, the volt-second product of voltage above VCC at primary switch on time is much higher than the volt-second product of each cycle ringing voltage above V_{CC} . Therefore, before every time Synchronous Rectifier turning on, APR34309/A judges if the detected volt-second product of VDET voltage above V_{CC} is higher than a threshold and then turn on synchronous Rectifier. The purpose of AREF resistor is to determine the volt-second product threshold. APR34309/A has a parameter, Kqs, which converts R_{AREF} value to volt-second product,

Area
$$2 = R_{AREF} * Kqs$$

In general, Area1 and Area3, the value of which should be test on system, depend on system design and are always fixed after system design frozen. As to BCD PSR design, the Area1 value changes with primary peak current value and Area3 value generally keeps constant at all of conditions. So the AREF resistor design should consider the worst case, the minimum primary peak current condition. Since of system design parameter distribution, Area3 and Area3 have moderate tolerance. So Area2 should be designed between the middle of Area1 and Area3 to keep enough design margin.

 $Area3 < R_{AREF} * Kqs < Area1$




Figure 3. AREF Function

SR Minimum Operating Voltage

APR34309/A sets a minimum SR operating voltage by comparing the difference between V_{DET} and output voltage (V_{CC}). The value of V_{DET} – V_{CC} must be higher than its internal reference, then APR34309/A will begin to integrate the area of (V_{DET} – V_{CC})* t_{ONP} . If not, the area integrating will not begin and the SR driver will be disabled.

SR Turning off Timing Impact on PSR CV Sampling

As to synchronous rectification on Flyback power system, SR MOSFET need to turn off in advance of secondary side current decreasing to zero to avoid current flowing reversely. When SR turns off in advance, the secondary current will flow through the body diode. The SR turning off time is determined by the V_{THOFF} at a fixed system. When V_{THOFF} is more close to zero, the SR turning on time gets longer and body diode conduction time gets shorter. Since of the different voltage drop between SR MOSFET and body diode, the PSR feedback signal V_{FB} appears a voltage jump at the time of SR MOSFET turning off. If the PSR CV sampling time t_{SAMPLE} is close to even behind this voltage jump time, there will be system unstable operation issue or the lower output voltage issue.



Operation Description (Cont.)

To ensure stable operating of system, it must be met:





Figure 4. SR Turning off Timing Impact on PSR CV Sampling

Recommended Application Circuit Parameters

The two resistors R23 and R24 are used to pass ESD test. The value of R23 and R24 should be over 20Ω and below 47Ω respectively because of the undershoot performance. The package of R23 and R24 should be at least 0805 and there isn't any trace under these two resistors.

 C_{AREF} is suggested to parallel with AREF resistor to keep the volt-second product threshold stable. And the recommended value of C_{AREF} is 100nF. The recommended value of C24 is 100nF.


Ordering Information



Package	Temperature Range	Part Number	Marking ID	Packing
SO-8EP	-40 to +85°C	APR34309MPTR-G1	34309MP-G1	4000/Tape & Reel
SO-8EP	-40 to +85°C	APR34309AMPTR-G1	34309AMP-G1	4000/Tape & Reel



Marking Information




First and Second Lines: Logo and Marking ID

Third Line: Date Code

Y: Year

WW: Work Week of Molding A: Assembly House Code XX: 7th and 8th Digits of Batch No.

(Top View)



First and Second Lines: Logo and Marking ID

Third Line: Date Code


Y: Year


WW: Work Week of Molding A: Assembly House Code XX: 7th and 8th Digits of Batch No.



Package Outline Dimensions (All dimensions in mm(inch).)

(1) Package Type: SO-8EP






Note: Eject hole, oriented hole and mold mark is optional.



Suggested Pad Layout

(1) Package Type: SO-8EP



Dimensions	Z	G	X	Y	X1	Y1	E
	(mm)/(inch)						
Value	6.900/0.272	3.900/0.154	0.650/0.026	1.500/0.059	3.600/0.142	2.700/0.106	1.270/0.050