



APR34709

SECONDARY SIDE SYNCHRONOUS RECTIFICATION SWITCHER

Description

The APR34709 is a secondary side Combo IC, which combines an N-Channel MOSFET and a driver circuit designed for Synchronous Rectification (SR), supports DCM and Quasi-Resonant Flyback Topologies.

The N-Channel MOSFET is optimized for low gate charge, low $R_{\text{DS}(\text{ON})},$ fast switching speed and body diode reverse recovery performance.

The synchronous rectification can effectively reduce the secondary side rectifier power dissipation and provide high performance solution. By sensing MOSFET drain-to-source voltage, the APR34709 can output ideal drive signal with less external components.


It can provide high performance solution for $3.3 \mbox{V}$ to $15 \mbox{V}$ output voltage application.

The APR34709 is available in SO-8EP package.

Features

- Synchronous Rectification for DCM Operation Flyback
- Eliminate Resonant Ring Interference
- Fast Detector of Supply Voltages
- Fewest External Components
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)

Pin Assignments




Note: The DRAIN pin of internal MOSFET is exposed PAD, which is at the bottom of IC (the dashed box). The secondary current should flow from GND (pins 7 and 8) to this exposed PAD.

SO-8EP

Applications

- Adapters/Chargers for Cell/Cordless Phones, ADSL Modems, MP3 and Other Portable Apparatus
- Standby and Auxiliary Power Supplies
- Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant. 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
 - 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

Typical Applications Circuit






Pin Descriptions

Pin Number	Pin Name	Function
1	AREF	Program a voltage reference with a resistor from AREF to GND, to enable synchronous rectification MOSFET drive signal.
2	DRISR	Synchronous rectification MOSFET drive.
3	VDD	Internal power supply. It provides bias voltage for the internal logic circuit and the MOSFET driver. Connect this pin to a capacitor.
4	VCC	Power supply, connected with system output. Input of internal LDO and system output voltage sensing circuit.
5	DRAIN	Drain pin of internal MOSFET. The drain voltage signal can obtain from this pin.
6	VDET	Synchronous rectification sense input and dynamic function output, connected to DRAIN through a resistor.
7, 8	GND	Source pin of internal MOSFET, connected to Ground.
Exposed PAD	DRAIN	Drain pin of internal MOSFET. The secondary current should flow from GND (pins 7 and 8) to this DRAIN pad.

Functional Block Diagram





Absolute Maximum Ratings (Note 4)

	9 ()		
Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	-0.3 to 28	V
V _{DET,} V _{DRAIN}	Voltage at VDET, DRAIN Pins (Note 5)	-2 to 60	V
V_{AREF}, V_{DRISR}	Voltage at AREF, DRISR Pins	-0.3 to 7	V
ID	Continuous Drain Current	20	A
I _{DM}	Pulsed Drain Current	80	A
P _D	Power Dissipation at T _A = +25°C	2.2	W
θ _{JA}	Thermal Resistance (Junction to Ambient) (Note 6)	54	°C/W
θ _{JC}	Thermal Resistance (Junction to Case) (Note 6)	11	°C/W
TJ	Operating Junction Temperature	+150	°C
T _{STG}	Storage Temperature	-65 to +150	°C
T _{LEAD}	Lead Temperature (Soldering, 10s)	+300	°C

Notes: 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

5. VDET pin ESD sensitive.

6. Test condition: Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch² cooling area.

Recommended Operating Conditions

Symbol	Parameter	Min	Мах	Unit
V _{CC}	Supply Voltage	3.3	16	V
T _A	Ambient Temperature	-40	+85	°C



Electrical Characteristics (@T_A = +25°C, V_{CC} = 5V, unless otherwise specified.)

Symbol	Parameter Condition		Min	Тур	Мах	Unit
Supply Voltage (VCC Pin)					
ISTARTUP	Startup Current	V _{CC} = V _{STARTUP} -0.1V	_	150	_	μA
I _{OP}	Operating Current VDET Pin Floating V _{CC} = 5V		_	150	_	μA
VSTARTUP	Startup Voltage	_	_	2.4	_	V
V _{UVLO}	UVLO Voltage	_	_	2.2	_	V
V _{DD_ENABLE}	VDD Enable Falling Threshold at VCC Pin	_	_	4.6	_	V
VDD_DISABLE	VDD Disable Rising Threshold at VCC Pin	_	_	4.75	_	V
V _{DD_HYS}	VDD Disable Hysteresis at VIN Pin	_	_	150	_	mV
VDD Pin						
VDD_MAX	Internal Power Supply	_	_	5.5	_	V
Gate Driver	•					
V _{THON}	Gate Turn On Threshold	_	0	_	1	V
V _{THOFF}	Gate Turn Off Threshold	_	_	_	0	mV
t _{DON}	Turn On Delay Time	From V _{THON} to V _{DRISR} = 1V	_	70	180	ns
t _{DOFF}	Turn Off Propagation Delay Time	From V _{THOFF} to V _{DRISR} = 4V	_	100	150	ns
t _{RG}	Turn On Rising Time	From 1V to 4V, $V_{CC} = 5V$, $C_L = 4.7nF$	_	50	100	ns
t _{FG}	Turn Off Falling Time	From 4V to 1V, $V_{CC} = 5V$, $C_L = 4.7nF$	_	20	100	ns
t _{ON_MIN}	Minimum On Time	_	1.2	1.6	2	μs
t _{OFF_MIN}	Minimum Off Time	_	_	2	_	μs
		V _{CC} < 4.6V	_	_	V _{DD} -0.1	
VDRISR	SR Drive Voltage	$4.75V < V_{CC} < 5.5V$	_	_	V _{CC} -0.1	V
		V _{CC} > 5.5V	_	_	V _{DD_MAX} -0.1	
Kqs	(Note 7)	_	—	0.42	_	mA*µs
V _{S_MIN}	Synchronous Rectification (SR) Minimum Operating Voltage (Note 8)	_	_		4.5	V
Green Mode (Note						
t _{LL}	Minimum Off Time to Enter Green Mode	_	_	600	_	μs

Notes: 7. This item is used to specify the value of R_{AREF}.
8. This item specifies the minimum SR operating voltage of V_{IN_DC}, V_{IN_DC} ≥ N_{PS}*V_{S_MIN}.
9. The parameter is guaranteed by design and characterization.



Electrical Characteristics (@T_A=+25°C, unless otherwise specified.) (continued)

MOSFET Static Characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{DSS(BR)}	Drain to Source Breakdown Voltage	$V_{GS} = 0V, I_D = 0.25mA$	60	_	—	V
V _{GS(TH)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 0.25 \text{mA}$	0.7	1.3	2	V
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = 60V, V_{GS} = 0V$	_	_	1	μA
IGSS	Gate to Source Leakage Current	$V_{GS} = 4.5V, V_{DS} = 0V$	_	_	±50	μA
Rds(on)	Drain to Source On-state Resistance	$V_{GS} = 4.5V, \ I_D = 3A$	—	8	—	mΩ

MOSFET Dynamic Characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Ciss	Input Capacitance		—	1872	_	
Coss	Output Capacitance	$V_{GS} = 0V, V_{DS} = 25V,$ f = 1MHz	_	506	-	pF
C _{rss}	Reverse Transfer Capacitance		—	43	_	
Q _{gs}	Gate to Source Charge	$V_{GS} = 0V$ to 10V, $V_{DD} = 25V$,	_	3.1	_	
Q _{gd}	Gate to Drain Charge (Miller Charger)	$I_D = 15A$	_	4.8	_	nC
Qg	Total Gate Charge	$V_{GS} = 4.5V$	—	15	_	
R _g	Gate Resistance	_	_	1.8	_	Ω



Synchronous Rectification Principle Description

SR MOSFET Turn on

The APR34709 determines the synchronous rectification MOSFET turning on time by monitoring the MOSFET drain-to-source voltage. When the drain voltage is lower than the turn-on threshold voltage V_{THON}, the IC outputs a positive drive voltage after a turn-on delay time (t_{DON}). The MOSFET will turn on and the current will transfer from the body diode into the MOSFET's channel. Since of parasitic parameter, the voltage on MOSFET drain pin has moderate voltage ringing at this moment, which maybe impact on the VDET voltage and resulting in the turning-off fault. To avoid fault situation happening, a Minimum On-Time (t_{ONMIN}) blanking period is used to maintain the power MOSFET on for a minimum amount of time.

In Figure 1, the turn on blanking time tonmin is to prevent the MOSFET drain-to-source voltage ringing affect.

Turn off Operation

The DCM operation of the SR is described with timing diagram shown in Figure 1.

In the process of drain current decreasing linearly toward zero, the drain-source voltage rises synchronically. When it rises over the turn off threshold voltage V_{THOFF}, the APR34709 pulls the drive signal down after a turn-off delay (t_{DOFF}).




Figure 1. Typical Waveforms of APR34709 in DCM



Synchronous Rectification Principle Description (continued)

Minimum On/Off Time

When the controlled MOSFET gate is turned on, some ringing noise is generated. The minimum on-time timer blanks the V_{THOFF} comparator, keeping the controlled MOSFET on for at least the minimum on time. During the minimum on time, the turn off threshold is totally blanked.

After the SR driver turns off, the SR control block initiates a minimum off time timer during which the SR will remain off to avoid the ringing from turning on the synchronous MOSFET.

The Value and Meaning of AREF Resistor

As to DCM operation Flyback converter, after the secondary rectifier stops conducting, the primary MOSFET Drain-to-source ringing waveform is resulted from the resonant of primary inductance and the equivalent output capacitance. This ringing waveform probably leads to Synchronous Rectifier error conduction. To avoid this fault happening, the APR34709 has a special function design by means of volt-second product detecting. Regarding of the sensed voltage of VDET pin, the volt-second product of voltage above V_{CC} at primary switch on time is much higher than that of each cycle ringing voltage above V_{CC} . Therefore, before every time Synchronous Rectifier turns on, the APR34709 judges if the detected volt-second product of VDET voltage above V_{CC} is higher than a threshold and then turn on synchronous Rectifier. The purpose of AREF resistor is to determine the volt-second product threshold. The APR34709 has a parameter, Kqs, which converts R_{AREF} value to volt-second product.

$$Area2 = R_{AREF} * Kqs$$

In general, the Area1 and Area3 values depend on the system design and are always fixed if the system design is frozen. As to Diodes Incorporated's PSR design, the Area1 value changes with primary peak current value and Area3 value generally keeps constant at all of conditions. So the AREF resistor design should consider the worst case, the minimum primary peak current condition. Since of system design parameter distribution, Area1 and Area3 have moderate tolerance. So Area2 should be designed in the middle of Area1 and Area3 to ensure enough design margins.

$$Area3 < R_{AREF} * Kqs < Area1$$




Figure 2. AREF Function

SR Minimum Operating Voltage

The APR34709 sets a minimum SR operating voltage by comparing the difference between V_{DET} and output voltage (V_{CC}). The value of V_{DET} - V_{CC} must be higher than its internal reference, then the APR34709 will begin to integrate the area of (V_{DET} - V_{CC})*t_{ONP}. If not, the area integrating will not begin and the SR driver will be disabled.



Synchronous Rectification Principle Description (continued)

Recommended Application Circuit Parameters

The CAREF is suggested to parallel with the AREF resistor to keep the volt-second product threshold stable. And the recommended value of CAREF is 20nF.

The recommended value of C24 is 100nF. The value of VDD capacitor C23 is 4.7μ F.

Green Mode at Light Load

When the system is running with light load, rectifier conduction loss no longer dominates the secondary-side power loss, in which condition it is preferred the SR MOSFET keeps off to save the driver loss.


The APR34709 can sense the non-switching duration cycle by cycle, when the non-switching duration keeps longer than the internal light load timing t_{LL}, the IC will shut down the gate driver and keep it off for the next two cycles.

VDD

The VDD is the output of Pulse Linear Regulator and the internal linear regulator. It provides bias voltage for the controller. A capacitor (C23, typical 4.7μF) should be connected between the VDD pin and GND pin.


A Pulse Linear Regulator is integrated in the controller to provided voltage to the VDD pin of the APR34709. So that the APR34709 can operate at Constant Current (CC) Mode, in which the system output voltage may drop to as low as 2V. The bias voltage is disabled when system output voltage is higher than 4.75V, in that case the system output provides voltage to VDD pin of the APR34709 through its internal LDO.

Ordering Information



Marking Information

SOP-8EP






Package Outline Dimensions (All dimensions in mm(inch).)

Please see http://www.diodes.com/package-outlines.html for the latest version.

(1) Package Type: SO-8EP




Note: Eject hole, oriented hole and mold mark is optional.



Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

(1) Package Type: SO-8EP



Dimensions	Z	G	X	Y	X1	Y1	E
	(mm)/(inch)						
Value	6.900/0.272	3.900/0.154	0.650/0.026	1.500/0.059	3.600/0.142	2.700/0.106	1.270/0.050