




1000V, 25A, 0.33Ω Max

N-Channel MOSFET

Power MOS 8^{TM} is a high speed, high voltage N-channel switch-mode power MOSFET. A proprietary planar stripe design yields excellent reliability and manufacturability. Low switching loss is achieved with low input capacitance and ultra low C_{rss} "Miller" capacitance. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control slew rates during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency. Reliability in flyback, boost, forward, and other circuits is enhanced by the high avalanche energy capability.



FEATURES

- · Fast switching with low EMI/RFI
- Low R_{DS(on)}
- Ultra low C_{rss} for improved noise immunity
- · Low gate charge
- · Avalanche energy rated
- RoHS compliant

TYPICAL APPLICATIONS

- · PFC and other boost converter
- Buck converter
- · Two switch forward (asymmetrical bridge)
- · Single switch forward
- Flyback
- Inverters

Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
I _D	Continuous Drain Current @ T _C = 25°C	25	
	Continuous Drain Current @ T _C = 100°C	16	А
I _{DM}	Pulsed Drain Current ^①	140	
V _{GS}	Gate-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy ©	2165	mJ
I _{AR}	Avalanche Current, Repetitive or Non-Repetitive	18	Α

Thermal and Mechanical Characteristics

Symbol	Characteristic		Тур	Max	Unit	
P _D	Total Power Dissipation @ T _C = 25°C			545	W	
R _{øJC}	Junction to Case Thermal Resistance			0.23	°C/W	
R _{ecs}	Case to Sink Thermal Resistance, Flat, Greased Surface		0.15		7 5/44	
T _J ,T _{STG}	Operating and Storage Junction Temperature Range	-55		150	°C	
V _{Isolation}	RMS Voltage (50-60hHz Sinusoidal Waveform from Terminals to Mounting Base for 1 Min.)	2500			V	
W _T	Package Weight		1.03		OZ	
			29.2		g	
Torque	Terminals and Mounting Screws.			10	in·lbf	
				1.1	N·m	

Static Characteristics

T_J = 25°C unless otherwise specified

AP.	T251	VI1	O	n.	J

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
V _{BR(DSS)}	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_{D} = 250\mu A$		1000			V
$\Delta V_{BR(DSS)} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I _D = 250μA			1.15		V/°C
R _{DS(on)}	Drain-Source On Resistance ^③	V _{GS} = 10V, I _D = 18A			0.29	0.33	Ω
V _{GS(th)}	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 2.5 \text{mA}$		3	4	5	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Threshold Voltage Temperature Coefficient				-10		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 1000V	T _J = 25°C			100	μA
	Zero Gate voltage Drain Current	$V_{GS} = 0V$ $T_J = 125^{\circ}C$			·	500	μΑ
I _{GSS}	Gate-Source Leakage Current	V _{GS} = ±30V				±100	nA

Dvnamic Characteristics

T₁ = 25°C unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
g _{fs}	Forward Transconductance	V _{DS} = 50V, I _D = 18A		39		S
C _{iss}	Input Capacitance	V 0V V 05V		9835		
C _{rss}	Reverse Transfer Capacitance	$V_{GS} = 0V, V_{DS} = 25V$ f = 1MHz		130		
C _{oss}	Output Capacitance	1 111112		825		
$C_{o(cr)} @$	Effective Output Capacitance, Charge Related	V = 0V V = 0V to 667V		335		pF
C _{o(er)} ⑤	Effective Output Capacitance, Energy Related	V _{GS} = 0V, V _{DS} = 0V to 667V		170		
Q _g	Total Gate Charge	V 01-40V 1 40A		305		
Q_{gs}	Gate-Source Charge	$V_{GS} = 0 \text{ to } 10V, I_{D} = 18A,$		55		nC
Q _{gd}	Gate-Drain Charge	V _{DS} = 500V		145		
t _{d(on)}	Turn-On Delay Time	Resistive Switching		44		
t _r	Current Rise Time	V _{DD} = 667V, I _D = 18A		40		ns
t _{d(off)}	Turn-Off Delay Time	$R_{G} = 2.2\Omega^{\textcircled{6}}, V_{GG} = 15V$		150		115
t _f	Current Fall Time]		38		1

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Is	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n			25	Α
I _{SM}	Pulsed Source Current (Body Diode) ^①	integral reverse p-n junction diode (body diode)			140	^
V _{SD}	Diode Forward Voltage	$I_{SD} = 18A, T_{J} = 25$ °C, $V_{GS} = 0V$			1	V
t _{rr}	Reverse Recovery Time	I _{SD} = 18A ^③		1165		ns
Q _{rr}	Reverse Recovery Charge	$di_{SD}/dt = 100A/\mu s$, $T_J = 25^{\circ}C$		33		μC
dv/dt	Peak Recovery dv/dt	$I_{SD} \le 18A$, di/dt $\le 1000A/\mu s$, $V_{DD} = 100V$, $T_J = 125^{\circ}C$			10	V/ns

- (1) Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.
- ② Starting at $T_J = 25$ °C, L = 13.36mH, $R_G = 2.2\Omega$, $I_{AS} = 18A$.
- ③ Pulse test: Pulse Width < 380μs, duty cycle < 2%.
- $\begin{array}{l} \textcircled{4} \quad \text{$C_{o(cr)}$ is defined as a fixed capacitance with the same stored charge as C_{OSS} with V_{DS} = 67% of $V_{(BR)DSS}$.} \\ \textcircled{5} \quad \text{$C_{o(er)}$ is defined as a fixed capacitance with the same stored energy as C_{OSS} with V_{DS} = 67% of $V_{(BR)DSS}$.} \\ \textbf{V_{DS} less than $V_{(BR)DSS}$, use this equation: $C_{o(er)}$ = -2.85E-7/V_{DS}^2 + 5.04E-8/V_{DS} + 9.75E-11.} \\ \end{array}$
- (6) R_G is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)

Microsemi reserves the right to change, without notice, the specifications and information contained herein.

