




600V, 49A, 0.09 Ω Max, t_{rr} ≤ 310ns

N-Channel FREDFET

Power MOS 8^{TM} is a high speed, high voltage N-channel switch-mode power MOSFET. A proprietary planar stripe design yields excellent reliability and manufacturability. Low switching loss is achieved with low input capacitance and ultra low C_{rss} "Miller" capacitance. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control slew rates during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency. Reliability in flyback, boost, forward, and other circuits is enhanced by the high avalanche energy capability.



FEATURES

- · Fast switching with low EMI
- · Low trr for high reliability
- Ultra low C_{rss} for improved noise immunity
- · Low gate charge
- · Avalanche energy rated
- RoHS compliant

TYPICAL APPLICATIONS

- · ZVS phase shifted and other full bridge
- · Half bridge
- · PFC and other boost converter
- Buck converter
- · Single and two switch forward
- Flyback

Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
l _s	Continuous Drain Current @ T _C = 25°C	49	
'D	Continuous Drain Current @ T _C = 100°C	31	Α
I _{DM}	Pulsed Drain Current ^①	245	
V _{GS}	Gate-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy ©	1845	mJ
I _{AR}	Avalanche Current, Repetitive or Non-Repetitive	33	Α

Thermal and Mechanical Characteristics

Symbol	Characteristic		Тур	Max	Unit	
P _D	Total Power Dissipation @ T _C = 25°C			540	W	
R _{eJC}	Junction to Case Thermal Resistance			0.23 °C/W		
R _{ecs}	Case to Sink Thermal Resistance, Flat, Greased Surface		0.15		1 5, 11	
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55		150	°C	
V _{Isolation}	RMS Voltage (50-60hHz Sinusoidal Waveform from Terminals to Mounting Base for 1 Min.)	2500			V	
W _T	W _T Package Weight		1.03		OZ	
	i ackage Weight		29.2		g	
Torque	Terminals and Mounting Screws.			10	in·lbf	
				1.1	N·m	

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
$V_{BR(DSS)}$	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_{D} = 250\mu A$		600			V
$\Delta V_{BR(DSS)}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I _D = 250µA			0.57		V/°C
R _{DS(on)}	Drain-Source On Resistance [®]	$V_{GS} = 10V, I_{D} = 33A$			0.075	0.09	Ω
V _{GS(th)}	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 2.5 \text{mA}$		2.5	4	5	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Threshold Voltage Temperature Coefficient				-10		mV/°C
	7 0 1 1/1 5 1 0 1	V _{DS} = 600V	T _J = 25°C			250	
DSS	Zero Gate Voltage Drain Current	V _{GS} = 0V	T _J = 125°C			1000	- μΑ
I _{GSS}	Gate-Source Leakage Current	V _{GS} = ±30V				±100	nA

Dynamic Characteristics

T₁ = 25°C unless otherwise specified


Symbol	Parameter	Test Conditions	Test Conditions Min			Unit
g _{fs}	Forward Transconductance	V _{DS} = 50V, I _D = 33A		65		S
C _{iss}	Input Capacitance	V 0V V 05V		13190		
C _{rss}	Reverse Transfer Capacitance	$V_{GS} = 0V, V_{DS} = 25V$ f = 1MHz		135		
C _{oss}	Output Capacitance	1 111112		1210		
$C_{o(cr)} \oplus$	Effective Output Capacitance, Charge Related	V = 0V V = 0V to 400V		645		pF
C _{o(er)} ⑤	Effective Output Capacitance, Energy Related	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$		335		
Q_g	Total Gate Charge	V 01.40V 1.00A		330		
Q_{gs}	Gate-Source Charge	$V_{GS} = 0 \text{ to } 10V, I_{D} = 33A,$		70		nC
Q _{gd}	Gate-Drain Charge	V _{DS} = 300V		140		
t _{d(on)}	Turn-On Delay Time	Resistive Switching		75		
t _r	Current Rise Time	V _{DD} = 400V, I _D = 33A		85		ns
t _{d(off)}	Turn-Off Delay Time	$R_{G} = 2.2\Omega^{\textcircled{6}}, V_{GG} = 15V$		225		115
t _f	Current Fall Time	1		70		

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Is	Continuous Source Current (Body Diode)	showing the	D D		49	_
I _{SM}	Pulsed Source Current (Body Diode) ^①	integral reverse p-n junction diode (body diode)	s		245	- A
V _{SD}	Diode Forward Voltage	$I_{SD} = 33A, T_{J} = 25^{\circ}C, V_{GS} = 0V$			1.2	V
t _{rr}	Deverage December Times	T _J = 25°C		268	310	20
rr	Reverse Recovery Time	T _J = 125°C		474	570	ns
Q _{rr}	Reverse Recovery Charge	$I_{SD} = 33A^{\textcircled{3}}$ $T_{J} = 25^{\circ}C$		1.6		μС
≪rr		$V_{DD} = 100V$ $T_{J} = 125^{\circ}C$		4.2		
1	Reverse Recovery Current	$di_{SD}/dt = 100A/\mu s$ $T_J = 25^{\circ}C$		11.4		_
rrm		T _J = 125°C		17		A
dv/dt	Peak Recovery dv/dt	$I_{SD} \le 33A$, di/dt $\le 1000A/\mu s$, $V_{DD} = 400V$, $T_{J} = 125^{\circ}C$			20	V/ns

- (1) Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.
- ② Starting at $T_J = 25$ °C, L = 3.39mH, $R_G = 25\Omega$, $I_{AS} = 33A$.
- 3 Pulse test: Pulse Width < 380 μ s, duty cycle < 2%.
- $\begin{array}{ll} \textcircled{Φ} & \textbf{$C_{o(cr)}$ is defined as a fixed capacitance with the same stored charge as $\textbf{$C_{OSS}$ with $\textbf{$V_{DS}$}$ = 67% of $\textbf{$V_{(BR)DSS}$}$.} \\ \textcircled{\mathbb{S}} & \textbf{$C_{o(er)}$ is defined as a fixed capacitance with the same stored energy as $\textbf{$C_{OSS}$ with $\textbf{$V_{DS}$}$ = 67% of $\textbf{$V_{(BR)DSS}$}$.} \\ \textbf{V_{DS} less than $\textbf{$V_{(BR)DSS}$}$, use this equation: $\textbf{$C_{o(er)}$}$ = -1.28E-7/$\textbf{$V_{DS}$}$^2 + 5.36E-8/$\textbf{$V_{DS}$}$ + 2.00E-10.} \\ \end{array}$
- ⑥ R_G is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)

Microsemi reserves the right to change, without notice, the specifications and information contained herein.



050-8174 Rev C 8-2011