

# AS3668 4 Channel Breathlight Controller

# 1 General Description

The AS3668 is a 4-channel LED driver designed to produce lighting effects for portable devices. A highly efficient charge pump enables LED driving over full Li-Ion battery voltage range. The device is equipped with an internal program memory, which allows control of LED patterns even without processor control. This helps the whole system to save power and extend for example battery life time in every mobile application. The AS3668 maintains excellent efficiency over a wide operating range by automatically selecting the best charge pump gain based on the LED forward voltage requirements and the device input voltage.

Furthermore the chip supports an automatic power-save mode which gets active when LED outputs are not active. The special powersave mode has a extremely low current consumption below 10µA (typ.).the AS3668 has an I2C-compatible control interface which supports two slave address without having a dedicated address selection pin. For fancy lighting effects synchronized with an audio signal the device supports special digital filter modes in order to make music literally visible on the 4 independent configurable current sources.

The AS3668 is available in a very tiny 12-pin WL-CSP (1.255x1.680mm) 0.4mm pitch package.

# 2 Key Features

- $\blacksquare$  High efficiency capacitive 60mA charge pump with 1:1 and 1:2 mode
- Automatic mode switching for charge pump
- Automatic Pattern Mode without digital control
- Highly accurate 4 Channel High Side 25.5mA current sources
- Audio Controlled Lighting with internal digital filters
- Charge Pump with soft start and overcurrent/short circuit protection
- Integrated "easy to use" pattern generator for breathlight LED function with logarithmic 12bit dimming
- **Small application circuit**
- Minimum number of external components
- Available in 12-pin WL-CSP (1.255x1.680mm) with 0.4mm pitch

# 3 Applications

The product is perfect for Mobilephones, MP3 Player, Portable Navigation Devices, Digital Cameras, USB Dongles/Modems, Game Controllers and can be used for fun and indicator lights, backlighting and as programmable current sources.



Figure 1. AS3668 Block Diagram

Data Sheet - Applications



## Contents





Data Sheet - Pin Assignments



# 4 Pin Assignments



Figure 2. Pin Assignments 12-pin WL-CSP (1.255x1.680mm)(Top View)

Data Sheet - Pin Assignments



# 4.1 Pin Description

Table 1. Pin Descriptions



1. The output is an open-drain output only. Therefore an external Pull-Up resistors is required for output operation.



# 5 Absolute Maximum Ratings

Stresses beyond those listed in [Table 2](#page-5-0) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics on page 7](#page-6-0) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



#### <span id="page-5-0"></span>Table 2. Absolute Maximum Ratings

1. Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at  $T_J = 140^{\circ}C$  (typ.) and disengages at  $T_J = 135^{\circ}C$  (typ.).

2. Junction to ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.



# <span id="page-6-0"></span>6 Electrical Characteristics

VBAT = 3.6V, CBAT = CVCPOUT = 1μF, CFLY = 470nF, TAMB = -30ºC to +85ºC, typical values @ TAMB = +25ºC (unless otherwise specified) .

Table 3. Electrical Characteristics



Data Sheet - Electrical Characteristics

Table 3. Electrical Characteristics (Continued)



1. Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at  $T_J = 140^{\circ}C$  (typ.) and disengages at  $T_J = 135^{\circ}C$  (typ.).

2. Turn-on time is measured from the moment the charge pump is activated until the  $V_{CP}$  crosses 90% of its target value

Data Sheet - Electrical Characteristics



### 6.1 Timing Characteristics

VBAT = 3.6V, CBAT = CVCPOUT = 1μF, CFLY = 470nF, TAMB = -30ºC to +85ºC, typical values @ TAMB = +25ºC (unless otherwise specified) .





1. Specification is guaranteed by design and is not tested in production.  $V_{EN}$  = 1.65V to VBAT.

2. After this period the first clock pulse is generated.

3. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V<sub>IHMIN</sub> of the SCLK signal) to bridge the undefined region of the falling edge of SCLK.

4. A fast-mode device can be used in a standard-mode system, but the requirement  $t_{\text{SU:DAT}}$  = to 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCLK signal. If such a device does stretch the LOW period of the SCLK signal, it must output the next data bit to the SDA line t<sub>R</sub> max + t<sub>SU:DAT</sub> = 1000 + 250 = 1250ns before the SCLK line is released.

Data Sheet - Electrical Characteristics

# 

### 6.2 Timing Diagrams





Data Sheet - Typical Operating Characteristics



# 7 Typical Operating Characteristics

VBAT = 3.6V, CBAT = CVCPOUT = 1μF, CFLY = 470nF, TAMB = -30ºC to +85ºC, typical values @ TAMB = +25ºC (unless otherwise specified).









Data Sheet - Typical Operating Characteristics





Figure 10. CURRx logarithmic PWM Ramp Figure 11. VcP and VBAT in 1:2 Mode and 50mA load current





Figure 12. V*CP* with charge pump in 1:2 mode and 10mA load current



Figure 13. Line Regulation autom. gain change to 1:2 mode with 1mA load current



Figure 14. Line Regulation autom. gain change to 1:2 mode with 10mA load current



Figure 15. Line Regulation autom. gain change to 1:2 mode with 25.5mA load current



Data Sheet - Typical Operating Characteristics





Figure 16. Output current of CURRx vs. U(CURRx) with 25,5mA

Figure 18. Output current of CURRx vs. U(CURRx) with 1mA CURRx output current)



Figure 20. CP efficiency vs. V*BAT* with automatic CP mode switching



Figure 17. Output current of CURRx vs. U(CURRx) with 10mA CURRx output current



Figure 19. Battery Current vs. VBAT with CP in 1:2 Mode (10mA, 30mA, 60mA



Figure 21. CP efficiency vs. I*LOAD* with automatic CP mode switching





# 8 Detailed Description

### 8.1 Charge Pump

The Charge Pump uses the external flying capacitor CFLY to generate output voltages higher than the battery voltage. There are two different operating modes of the charge pump itself:

- 1:1 Bypass Mode
	- Battery input and output are connected by a low-impedance switch
	- battery current = output current.
- $\blacksquare$  1:2 Mode
	- The output voltage is up to 2 times the battery voltage (without load), but is limited to VCPOUTmax all the time
	- battery current = 2 times output current

#### Figure 22. Charge Pump Block Diagram .



As the battery voltage decreases, the Charge Pump must be switched from 1:1 mode to 1:2 mode in order to provide enough supply for the current sinks. Depending on the actual current the mode with best overall efficiency can be automatically or manually selected:

The charge pump mode switching can be done manually or automatically with the following possible software settings:

- **Automatic** 
	- Start with 1:1 mode
	- Switch up automatically to 1:2 mode
- **Manual**

.

- Set modes 1:1 and 1:2 by software

The Charge Pump requires the external components listed in the following table:

Table 5. Charge Pump External Components



**Note:** The connections of the external capacitors CvcPOUT and CFLY should be kept as short as possible.









#### 8.1.1 Charge Pump Mode Switching

If automatic mode switching is enabled the charge pump monitors the current sources, which are directly connected to the output of the charge pump VCP. In order to identify the enabled current sources, the related registers should be setup before starting the charge pump. If any of the voltage on these current sources drops below the threshold (Vcurr\_source), the higher mode is selected after the debounce time (tdeb).

The charge pump mode switching supports only a mode change to a higher charge pump mode (e.g.: mode 1:1 to mode 1:2). In case VBAT increases again during operation the automatic mode switching will not change the operation mode from 1:2 down to 1:1. In order to change the mode all current sources must be switched off to reset the charge pump mode switching mechanism. After enabling the current sources again the mode switching mechanism chooses the appropriate mode for the optimized operation of the charge pump either in 1:1 mode or 1:2 mode. In case an automatic pattern is used the current sources get a reset after each pattern cycle because the current sources are automatically switched off when executing a pattern after each cycle.



#### Figure 23. Charge Pump Mode Switching .

#### 8.1.2 Soft Start

An implemented soft start mechanism reduces the inrush current. Battery current is smoothed when switching the charge pump on and also at each switching condition. This precaution reduces electromagnetic radiation significantly.

#### 8.1.3 Unused Charge Pump

If the charge pump is not used, capacitors CFLY and CVCPOUT can be removed. The pins CP, CN and VCP should be left open and keep register cp\_on and cp\_auto\_on at 0 (default value).

#### 8.1.4 Charge Pump Control Register .

#### Table 7. Reg Control Register



#### Table 8. CP Control Register



### 8.2 Current Sources

The AS3668 features four general purpose current sources. All current sources and be controlled independently from each other and share internally the same power supply VCP.



#### Table 9. Current Sink Function Overview

.





#### Table 10. Current Sources Characteristiks

#### Figure 24. Internal processing of current sources



#### 8.2.1 Unused Current Sources

Unused current sources can be left open. There are no external connections or components necessary if they are not used.

### 8.2.2 Current Source Registers .

#### Table 11. Current Control Register



#### Table 12. Current Source Register LED1



#### Table 13. Current Control Register LED2



#### Table 14. Current Control Register CURR3



#### Table 15. Current Control Register CURR4



#### Table 16. CURRx Low Voltage Status Register



#### 8.3 Power - On Reset

The AS3668 provides an power - on reset feature that is controlled by two different sources:

- **NO VBAT supply voltage**
- Serial interface state (SCL only)

If the internal VBAT supply voltage reset is forced, when the supply voltage VBAT of AS3668 drops below a predefined voltage, the device enters shutdown mode. This predefined voltage is 2V (typ.) and is defined as VPOR\_VBAT. Besides this hard wired voltage level where an internal reset is forced to shut down the device, AS3668 supports an additional VBAT monitoring feature. This means that the designer can select according to its application requirements a reset level which is appropriate for mobile Li-Ion battery powered applications. The use case for this second VBAT monitoring is to make sure that if a mobile device switches off suddenly, at a dedicated voltage, to make sure that also AS3668 enters power down mode. Otherwise unwanted LED effects could occur even if the digital system is not running any more. AS3668 allows the designer now to set the VBAT monitoring level to the same voltage level the whole system is powering down. There's no need any more for the CPU to reset or power down AS3668 in a low battery case any more. The device can handle this use case automatically.

In addition to the VBAT voltage monitoring the device supports also a shut down function forced by the serial interface. If the voltage on the serial interface pin SCL is below 1V (typ.) and GPIO/AUDIO\_IN pin is low, the device forces a reset. To prevent the system against wrong resets caused by electromagnetically influences there is also a debounce timer integrated with a typical debounce time of 100ms. This debounce time is used for VBAT monitoring as well. If the serial interface monitoring is not supposed to be used in an application it is also possible to disable the feature using the corresponding register bit.



#### Figure 25. Reset Circuit Block Diagram



Table 17. Power On Reset Parameters



#### 8.4 VBAT Monitor

The V*BAT* monitor is a supervisory circuit. The monitor is per default disabled when the AS3668 is powered up. The function can be used in order to send the device automatically into standby mode if the supply voltage of AS3668 drops below the defined values in register vmon\_vbat. All together the user can select between three different voltage thresholds for this function with 3.375V, 3.3V and 3.0V. If the function is disabled the device switches of if the battery voltage drops below 2.0V. The monitor function has also a debouncer with 100ms implemented in order to filter the 217Hz GSM noise pulses from the battery supply voltage. Without the debouncer the chip would be susceptible to this noise and maybe enter into standby mode due to a misinterpretation of the supply voltage.

#### Figure 26. V*BAT* Monitor Block Diagram



#### Table 18. V*BAT* Monitor Parameters



#### 8.4.1 VBAT Monitor Registers .

#### Table 19. Overtemperature Control / VBAT Monitor Register



#### 8.5 Temperature Supervision

An integrated temperature sensor provides over-temperature protection for the AS3668. This sensor generates a flag if the device temperature reaches the over temperature threshold of 140º. The threshold has a hysteresis to prevent oscillation effects.

If the device temperature exceeds the T140 threshold all current sources and the charge pump get disabled and the ov\_temp flag is set. After decreasing the temperature by THYST operation is resumed. Although the device resumes ordinary operation after a overtemperature event, the register ov\_temp keeps set to 1. Even a read operation from the register doesn't reset the register. Therefore it's necessary to use the register rst\_ov\_temp to reset the overtemperature register ov\_temp.



The ov\_temp flag can only be reset by first writing a 1 to the register bit rst\_ov\_temp. If bit ov\_temp\_on = 1 activates temperature supervision [Table 20.](#page-21-0) It is recommend to leave this bit set (default state).

<span id="page-21-0"></span>Table 20. Overtemperature Detection



Table 21. Overtemperature Control / VBAT Monitor Register



### 8.6 I²C Serial Interface Bus

The AS3668 supports the I<sup>2</sup>C serial bus and data transmission protocol in fast mode at 400kHz. The AS3668 operates as a slave on the I<sup>2</sup>C bus. Due to the reason that the device is also power up/down with the I²C interface there is a debouncer (130ms) on the signal lines integrated to avoid a system shut down while having I²C traffic on the bus.





The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. Connections to the bus are made via the open-drain I/O pins SCL and SDA. The clock line SCL is never held low by AS3668 because clock stretching of the bus is not supported.

Figure 28. AS3668 Interface Initialization





#### <span id="page-22-0"></span>*Figure 29. Bus Protocol*



The bus protocol (as shown in [Figure 29\)](#page-22-0) is defined as:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

The bus conditions are defined as:

- Bus Not Busy. Data and clock lines remain HIGH.
- Start Data Transfer. A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.
- Stop Data Transfer. A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.
- Data Valid. The state of the data line represents valid data, when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth-bit.

Within the I²C bus specifications a high-speed mode (3.4MHz clock rate) is defined.

- Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.
- [Figure 29 on page 23](#page-22-0) details how data transfer is accomplished on the I<sup>2</sup>C bus. Depending upon the state of the R/W bit, two types of data transfer are possible:
- Master Transmitter to Slave Receiver. The first byte transmitted by the master is the slave address, followed by a number of data bytes. The slave returns an acknowledge bit after the slave address and each received byte.
- Slave Transmitter to Master Receiver. The first byte, the slave address, is transmitted by the master. The slave then returns an acknowledge bit. Next, a number of data bytes are transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not-acknowledge is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The AS3668 can operate in the following slave modes:

- Slave Receiver Mode. Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
- Slave Transmitter Mode. The first byte (the slave address) is received and handled as in the slave receiver mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the AS3668 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.



#### 8.6.1 I²C Device Address Byte

The address byte [\(see Figure 30\)](#page-23-0) is the first byte received following the START condition from the master device. The 7 bit device address is 0x42.

<span id="page-23-0"></span>

- Bit 1 and bit 2 of the address byte are defined by the external bus connection of the slave to the master shown in chapter [8.6.3](#page-24-0). A maximum of two devices can be connected in parallel on the same bus at one time.
- The last bit of the address byte  $(R/\overline{W})$  define the operation to be performed. When set to a 1 a read operation is selected; when set to a 0 a write operation is selected.

Following the START condition, the AS3668 monitors the I<sup>2</sup>C bus, checking the device type identifier being transmitted. Upon receiving the address code, and the R/ $\overline{W}$  bit, the slave device outputs an acknowledge signal on the SDA line.

#### 8.6.2 Command Byte

The AS3668 operation, [\(see Table 29 on page 23\)](#page-22-0) is determined by a command byte [\(see Table 31\).](#page-23-1)

<span id="page-23-1"></span>Figure 31. Command Byte



#### Figure 32. Command and Single Data Byte received by AS3668









#### Figure 34. Reading n Bytes from AS3668



#### <span id="page-24-0"></span>8.6.3 I²C Device Address Selection

The AS3668 features two I<sup>2</sup>C slave addresses without having a dedicated address selection pin. The selection of the I<sup>2</sup>C address is done with the interconnection of AS3668 to the bus lines shown in [Figure 35](#page-24-1) below. The serial interface logic inside AS3668 is able to distinguish between a direct I2C connection to the master or a second option where data and clock line are crossed. Therefore it is only possible to address a maximum of two AS3668 slaves on one I²C bus.

<span id="page-24-1"></span>



<span id="page-24-2"></span>The I<sup>2</sup>C addresses for the devices in the different connection modes can be found in [Table 22.](#page-24-2) Table 22. I²C Addresses for AS3668



### 8.7 Operating Modes

Due to the reason that AS3668 has no dedicated enable or power - on pin the device is basically controlled with the I<sup>2</sup>C signal lines SDA and SCL. If the voltages on these pins are less than VPOR\_PERI for > tPOR\_DEB and GPIO/AUDIO\_IN input is low, the AS3668 is in shut down mode with a minimized current consumption of I∨BAT = 1μA (typ.). All blocks inside AS3668 are basically switched off except the power up reset circuit is always active.



If the voltage on the I<sup>2</sup>C signal lines is bigger than VPOR\_PERI for a time frame longer than tPOR\_DEB, the device changes it's operation mode from power off to standby mode. In this use state only the power on reset and the I²C block of the device is active with an average current consumption of 10μA(typ.). The device changes its operating mode from standby to active mode automatically if one of the following blocks inside AS3668 are activated:

- Charge Pump
- Current Source
- Pattern Mode activated
- External PWM mode via GPIO/AUDIO\_IN

In addition to the I<sup>2</sup>C monitoring for startup of the device it is possible to power up AS3668 with GPIO/AUDIO\_IN pin while the I<sup>2</sup>C signal lines are low. this is a special use case which starts a predefined pattern on current source CURR1. For a detailed description please refer to chapter [8.7.1](#page-26-0).

Besides the monitoring of the I<sup>2</sup>C signal lines there is also an additional feature which monitors the battery supply voltage VBAT. Basically there are two voltage levels where this voltage monitoring becomes active. The first voltage VPOR\_VBAT can be seen as a shut down and minimum supply voltage of the device voltage which is fixed at 2V (typ.). The same voltage level is used for the power on reset circuit. If the battery voltage drops below VPOR\_VBAT the device automatically changes from active mode or standby mode to off mode. Besides the VPOR\_VBAT level there is a second VBAT monitoring voltage which can be activated in a register. This voltage VMON\_VBAT is typically set to 3.4V (default register setting) but can be reconfigured using the I<sup>2</sup>C interface down to 2.4V according to the requirements of an application. It is also possible to disable the VBAT monitoring. The VPOR\_VBAT monitoring can not be disabled.



Table 23. Truth Table for AS3668 operating modes

<span id="page-26-1"></span>



#### <span id="page-26-0"></span>8.7.1 GPIO/AUDIO\_IN Automatic Pattern Start-up Mode

As described in the previous chapter it is basically possible to start up the device using the I²C clock line. In some cases it is not possible to configure AS3668 in an application because the application processor is not running that time. Therefore AS3668 supports a special startup mode shown in [Figure 36](#page-26-1) and [Figure 37](#page-27-0) to start up the device without pulling the I<sup>2</sup>C clock line high. If an external device is connected to the GPIO/AUDIO\_IN pin of AS3668 and the pin is pulled high the device starts up with an default pattern running on CURR1 although the I²C clock line is low shown in [Figure 37](#page-27-0). If for example AS3668 starts up with I<sup>2</sup>C and the GPIO/AUDIO\_IN pin is low that time the device starts up in standby mode and can be configured using the two wire interface. If the I2C signal lines become low whereas the GPIO/AUDIO\_IN pin is high at the same time the chip keeps activated and running as long as GPIO/AUDIO\_IN pin is high. Once the GPIO/AUDIO\_IN pin goes low the device enters shut down mode. This use case enables the user to keep on charging the battery for example and indicate this with a special PWM pattern while the CPU is powered down for example. A typical application is shown in [Figure 38.](#page-27-1)

#### <span id="page-27-0"></span>Figure 37. Timing Diagram Startup Modes



<span id="page-27-1"></span>Figure 38. Typical Application Automatic Pattern Startup



The application in [Figure 38](#page-27-1) shows the AS3668 connected to a CPU and a typical charger. Most of the stand alone chargers do have a open drain output for charger indication with a LED. This output pin can be used to control AS3668. If the charger is active the GPIO/AUDIO\_IN input pin of AS3668 is pulled high. The chip starts up with a default pattern on CURR1output. With this special mode it is possible to indicate charging using for example the RGB LED connected to AS3668 although the CPU is not running. This use case can happen if the battery of a device is almost fully discharged and the CPU can not start up because the battery voltage is too low in trickle charge mode. The automatic pattern startup mode allows the operate the LED on AS3668 without I<sup>2</sup>C interaction with the CPU. AS3668 starts up in automatic pattern start-up mode with the default pattern shown in [Figure 39.](#page-28-0) Please mind that the pattern is only active for current source CURR1.



#### <span id="page-28-0"></span>Figure 39. Timing for Automatic Pattern Startup



#### Table 24. Automatic Pattern Start-Up Parameters



### 8.8 General Purpose Input / Output

The pin GPIO/AUDIO\_IN is a general purpose input / output which is shared as a audio input for music synchronization. The pin can support the following features:

- Digital Schmitt Trigger Input
- Digital output with open drain functionality
- Analogue Audio input for audio controlled LEDs
- PWM input for CURR1, CURR2, CURR3 and CURR4 (max. 1MHz)
- Device Start-up in Automatic Pattern Generation mode

#### Figure 40. General Purpose Input / Output Block diagram





Although the GPIO/AUDIO\_IN pin supports digital output as well for simple control exercises an external pull up resistor is mandatory. The pin is not able to actively drive the signal line because there is no push/pull stage integrated. The internal pull down resistor is disabled in audio synchronization mode.

For a detailed description of music playback synchronization please refer to chapter [8.9](#page-29-0).

#### 8.8.1 Unused General Purpose Input / Output

If the pin is not used it is recommended to connect it to ground.

#### 8.8.2 GPIO Control Register . .

Table 25. GPIO Control Register



#### Table 26. GPIO Signal Register



#### Table 27. GPIO Output Register



#### <span id="page-29-0"></span>8.9 Audio Input

The audio input pin GPIO/AUDIO\_IN is shared with a general purpose input/output. It is possible to switch the operating mode of the pin from a GPIO to an analogue audio input. This multiplexed audio input pin allows the AS3668 to do lighting effects depending on the audio content connected to GPIO/AUDIO\_IN.

 The block diagram for the signal processing path is shown in [Figure 41](#page-30-0). The analogue audio signal is coupled into the pin GPIO/AUDIO\_IN with an external DC blocking capacitor. The integrated audio pre-amplifier with automatic gain control attenuates or amplifies the input signal to avoid clipping inside the signal processing path and furthermore increase the dynamic range of the signal in case a very small signal is applied to AS3668. The AGC of the preamplifier uses the audio gain defined in register audio\_gain as start value and changes the gain in a range of +/- 3dB. The pre-amplified audio signal is then feed into an special analogue signal processing unit to create special lighting effects. Various settings inside the signal processing unit allow the user to define different types fancy lighting effects. This processing unit it directly linked together with the control logic for the four current sources of the device. Thus, besides the ordinary lighting pattern control of the current sources with register settings, the outputs are directly controlled in audio mode from the audio signal processing unit.



#### <span id="page-30-0"></span>Figure 41. Audio Input block diagram



### 8.9.1 Audio Control Register . .

### Table 28. Audio AGC Register



#### Table 29. Audio Input Buffer Register





#### Table 30. Audio Control Register



#### Table 31. Audio Output Register



### 8.10 LED Pattern Configuration

#### <span id="page-33-1"></span>8.10.1 Single Pulse Mode

The AS3668 supports basically three basic LED pattern modes to create fancy lighting effect for the LEDs which can be connected to the current sources CURR1, CURR2, CURR3 and CURR4. The first and basic mode is the "Single Pulse Mode". This mode is basically defined out of five parameters shown in [Figure 42](#page-33-0) below.

<span id="page-33-0"></span>



The first parameter which can be configured in register pwm\_dim\_speed\_up is tr\_CURR. This time defines how long it takes to ramp up the current to the defined value in registers curr1\_current, curr2\_current, curr3\_current and curr4\_current for each current source. The dimming of the current source is of course logarithmic for a better visual effect but can be reconfigured to linear mode in register pwm\_dim\_shape. The second parameter tf\_CURR, which can be controlled in register pwm\_dim\_speed\_down, defines the fall time for dimming down the LEDs. The third parameter is ton\_CURR and can be configured in register pattern\_ton. It defines how long a current source keeps switched on with the current configured in register curr1\_current, curr2\_current, curr3\_current and curr4\_current for each current source. Also this down dimming is done with a logarithmic scale for a better visual effect. The last parameter toff curre defines how long the current sources or LEDs are switched off until the whole pattern cycle starts from the beginning and can be configured in register pattern\_toff.

<span id="page-33-2"></span>



Please mind that the settings for tr\_CURR, tr\_CURR, ton\_CURR and tor curre are valid for all four current sinks at the same time. It is not possible to define individual time values for each current source differently to each other. The only parameter which can differ from on current source to another is the current which can be configured in registers curr1\_current, curr2\_current, curr3\_current and curr4\_current for each current source individually. An example how the mode looks like for all four current sources in parallel can be seen in [Figure 43.](#page-34-0) All current sources work synchronously to each other with a fixed and parallel start point.

#### <span id="page-34-0"></span>Figure 43. Single Pulse Mode - Example



#### <span id="page-34-2"></span>8.10.2 Multiple Pulse Mode

In addition to the Single Pulse Pattern Mode described in [Section 8.10.1](#page-33-1) there is a second mode which is basically based on the Single Pulse Mode. The Multiple Pulse Mode still uses the parameters tr\_CURR, tf\_CURR, ton\_CURR and toff\_CURR of the Single Pulse Mode but has two more parameters. The first parameter is tp\_CURR and can be configured in register tp\_led. This register defines the pause time between two pulses. The second new parameter is a parameter that defines the number of multiple pulses. This can be configured in register multiple\_pulse





The new parameter can be found in [Table 34](#page-34-1). All other parameters keep the same and are shared with the Single Pulse Mode. These parameters can be found in [Table 32.](#page-33-2) */* 

#### <span id="page-34-1"></span>Table 34. Singe Pulse Mode Parameters





Please mind that the settings for tr\_CURR, tr\_CURR, ton\_CURR, toff\_CURR and tp\_CURR and the pulse count number in register multiple\_pulse are valid for all four current sinks at the same time. It is not possible to define individual time values for each current source differently to each other. The only parameter which can differ from on current source to another is the current which can be configured in registers curr1\_current, curr2\_current, curr3\_current and curr4\_current for each current source independently.

Figure 44. Multiple Pulse Mode - Example



#### <span id="page-35-1"></span>8.10.3 Frame Mask Mode

An additional feature for creating unique LED lighting effects is the Frame Mask Mode. In order to use this mode there is no additional timing parameter necessary. All the timing parameters described in [Section 8.10.1](#page-33-1) and [Section 8.10.2](#page-34-2) are also valid for this third mode and can be combined together. There are no restrictions when using this mode together with Single- or Multiple Pulse Mode. For a better understanding how this special mode works a timing diagram example can be found in [Figure 45](#page-35-0) below.

ICURR1	Frame 1	Frame 2	Frame 3	Frame 4	Frame 5	Frame 6	Frame 7	Frame 8	Frame n+1	
ICURR2	へへへ	1 frame masked	ハハへ	1 frame masked	へへへ	1 frame masked	ハノへ	1 frame masked	∼∼	
<b>ICURR3 A</b>			2 frames masked		2 frames masked			2 frames masked		
CURR4 <sup>4</sup>	$\tau_{\rm u}$		3 frames masked		∿		3 frames masked		┑ ″\,	

<span id="page-35-0"></span>Figure 45. Multiple Pulse Mode - Example



As the example shows, each defined pattern, no matter if it is a single pulse or multiple pulse pattern, can be divided into frames which are basically running in parallel mode. The pattern which has be defined with the different parameters like tr\_CURR, ton\_CURR, toff\_CURR and tp\_CURR is repeated in an endless loop. In order to enhance the functionality of the pattern generation it is possible to mask or skip frames in between the endless pattern loop. Each current source comes with a dedicated register to support masking of one frame up to four frames. This means the Frame Mask Mode allows the user to individually skip frames in each current source. The example above shows that the Frame Mask Register fmask\_curr2 of CURR2 has been set to 1, which means every second frame will be masked out when playing the pattern. The Frame Mask Register fmask\_curr3 of CURR3 has been set to 2, therefore two frames are masked out in the example. The register fmask\_curr4 of CURR4 has been set to 3, thus three frames are masked out in the example. The frame mask order in the example is not fixed and can be easily exchanged depending on the Frame Mask Register setting for each current source.

#### 8.10.4 Frame Start Delay Mode

The frame delay mode allows the user to add a start-delay for each current source separately in pattern generation mode. This feature allows an user to create again more complex lighting patterns like a running LED shown in the example in [Figure 46.](#page-36-0)



<span id="page-36-0"></span>Figure 46. Frame Start Delay Mode

Each current source has a dedicated delay register(frame\_delay1, frame\_delay2, frame\_delay3 and frame\_delay4) which allow adding different start delays to each current source. This feature can of course be combined with the frame mask mode described in [8.10.3.](#page-35-1) In the example above the frame\_delay2 register has been set to 1 to add one frame delay to CURR2. The frame\_delay3 register has been set to 2 adding two frames startup delay to CURR3. CURR4 needs a startup delay of 3 frames which means theframe\_delay4 registers must be set to 3. It is worth mentioning that there are also no restrictions when using this mode together with Single- or Multiple Pulse mode described in chapter [8.10.1](#page-33-1) and [8.10.2.](#page-34-2)

#### 8.10.5 GPIO Toggle Mode

An add on feature which enables the user to use up to eight LEDs in pattern generation mode in a sequential order is the GPIO Toggle mode.



<span id="page-36-1"></span>Figure 47. GPIO Toggle Mode 1 Frame

The mode can be enabled with the register gpio\_toggle\_en. Once the mode has been enabled register gpio\_toggle\_framenr gets activated and allows the user to select after how many frames the GPIO/AUDIO\_IN pin toggles. An example is shown in [Figure 47](#page-36-1) above. The gpio\_toggle\_en register has been set to 1. The gpio\_toggle\_framenr register has also been set to 1. The GPIO/AUDIO\_IN pin toggles after each frame. The pin can be used to control an external switch to enable some more LEDs. An example of such an application is shown in [Figure 48.](#page-37-0) Please mind that it is not possible to operate all eight LEDs in parallel. It is only possible to enable either one or the other block. This mechanism is handled automatically with the external control transistors.



#### <span id="page-37-0"></span>Figure 48. Application Proposal GPIO Toggle Mode



### 8.10.6 LED Pattern Control Registers

Table 35. PWM Control Register





#### Table 36. PWM Control Register



#### Table 37. PWM Trigger Register





#### Table 37. PWM Trigger Register





#### Table 38. Pattern Timing Register



#### Table 39. Pattern Multiple Pulse Register



#### Table 40. Pattern Frame Mask Register



#### Table 41. Pattern Start Control Register







#### Table 43. GPIO Toggle Control Register



Data Sheet - Register Map

# 9 Register Map

Table 44. I2C Register Overview





26h

 $|$  00h







start\_dim 0: no dimming

b7 b6 b5 b4 b3 b2 b1 b0

dim\_curr4 0: CURR4 off

dim\_curr3 0: CURR3 off

1: Charge Pump on

dim\_curr2 0: CURR2 off

#### Table 44. I2C Register Overview

Name

**Addr** 

Data Sheet - Register Map

17h PWM Trigger



dim\_curr1 0: CURR1 off



Data Sheet - Register Map



#### Table 44. I2C Register Overview



# 10 Application Information

### 10.1 LED Software Implementation Examples

#### 10.1.1 Simple Breathlight Pattern with one LED

In this example we'd like to use CURR1 in pattern generation mode to create a simple breathlight pattern without continuous I2C traffic. This helps to unload the calculation power from the CPU.

<span id="page-46-0"></span>



The timing example shown in [Figure 49](#page-46-0) above, can be easily implemented with just a couple of I2C commands.





#### 10.1.2 Dual Pulse Pattern with one LED

In this example we would like to use CURR1 in pattern generation mode to create a simple dual pulse pattern without continuous I2C traffic. This helps again to unload the CPU.

<span id="page-46-1"></span>Figure 50. Dual Pulse Pattern Example



The timing example shown in [Figure 50](#page-46-1) above, can be easily implemented with just a couple of I2C commands.







#### 10.1.3 RGB LED Pattern

In this example we would like to demonstrate how to use an RGB LED which is connected to CURR1, CURR2 and CURR3.

<span id="page-47-0"></span>



With the timing example above you get a mixture of red, green and blue color. Table 43 below shows how to configure the device to get the pattern shown in [Figure 51](#page-47-0).

Table 47. Code Example RGB Pulse Pattern

<b>Register Name</b>	<b>Address</b>	Write Value	Comments		
CurrX Control	$0 \times 01$	0x3F	Enable CURR1, CURR2 and CURR3 for pattern generation mode. CURR4 is in off mode.		
CURR1 Current	$0 \times 02$	$0 \times 4F$	Set the output current of CURR1 to 7,9mA.		
CURR2 Current	$0 \times 0.3$	$0 \times C8$	Set the output current of CURR2 to 20mA.		
CURR3 Current	$0 \times 04$	0xB6	Set the output current of CURR3 to 18,2mA.		
PWM Timing	0x16	0x88	Define Rise/Fall time with 2.1s		
Pattern Timing	0x18	$0 \times 25$	Define 1,1s on time and 1,1s off time		
Multiple Pulse	0x19	$0 \times 00$	Define single pulse mode		
Start Control	0x1B	$0 \times 02$	Start breathlight pattern		

#### 10.1.4 Parallel Up - Dimming

In this example we would like to demonstrate how to do simple PWM up-dimming of all four LEDs in parrallel.





If the output current of all four current sources is configured according to the requirements of the application it is possible to dimm the LEDs up with a single I2C command.

Table 48. Code Example Up-Dimming



10.1.5 Parallel Down- Dimming

In this example we would like to demonstrate how to do simple PWM down-dimming of all four LEDs in parallel.

Figure 53. PWM Down-Dimming Example





#### Table 49. Code Example Down-Dimming



### 10.2 Hardware Examples





 $\begin{array}{cccc} 0.0 & 0.0101010 \\ 0.00 & 0.00101010 \\ 0.00 & 0.0010000 \\ 0.01 & 0.010 & 0.001 \\ 0.01 & 0.01 & 0.010 \\ 0.01 & 0.01 & 0.01 \\ 0.01 & 0.01 & 0.01 \\ 0.01 & 0.00 & 0.00 \\ 0.001 & 0.00 & 0.00 \\ 0.001 & 0.00 & 0.00 \\ 0.001 & 0.00 & 0.00 \\ \end{array}$ 



Figure 55. AS3668 Standard RGB LED Operation with GPIO Control Application Example



Figure 56. AS3668 Audio Synchronization Application Example





Figure 57. AS3668 Charger Application Example with Audio Synchronization



#### Figure 58. AS3668 Dual RGB LED Application Example



Data Sheet - Package Drawings and Markings



# 11 Package Drawings and Markings

The device is available in a 12-pin WL-CSP (1.255x1.680mm) package.

Figure 59. 12-pin WL-CSP (1.255x1.680mm) Marking



Table 50. Packaging Code XXXX



Data Sheet - Package Drawings and Markings



#### Figure 60. 12-pin WL-CSP (1.255x1.680mm) Package Drawing



# 12 Ordering Information

The devices are available as the standard products shown in [Table 51.](#page-57-0)

<span id="page-57-0"></span>Table 51. Ordering Information



**Note:** All products are RoHS compliant and ams green.

Buy our products or get free samples online at www.ams.com/ICdirect

Technical Support is available at www.ams.com/Technical-Support

For further information and requests, email us at sales@ams.com (or) find your local distributor at www.ams.com/distributor