

## Revision History

### For 2Gb/4Gb/8Gb LPDDR4 200ball FBGA Package

Revision	Details	Date
Rev 1.0	Initial Release	Aug 2020

# 1 Overview

The LPDDR4 SDRAM is organized as 1 or 2 channels per device, and individual channel is 8-banks and 16-bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 16n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock. The data paths are internally pipelined and 16n bits prefetched to achieve very high bandwidth.

## 1.1 Features

The 2Gb/4Gb/8Gb LPDDR4 SDRAM offers the following key features:

- Configuration:
  - x32 for 2-channels per device (AS4C64M32MD4 , AS4C128M32MD4, AS4C256M32MD4)
  - x16 for 1-channel per device (AS4C128M16MD4, AS4C256M16MD4)
  - 8 internal banks per each channel
- On-Chip ECC:
  - Single-bit error correction (per 64-bits), which will maximize reliability
  - Optional ERR output signal per channel, which indicates ECC event occurrence
  - ECC Register, which controls ECC function
- Low-voltage Core and I/O Power Supplies:
  - $V_{DD2} / V_{DDQ} = 1.06-1.17V$ ,  $V_{DD1} = 1.70-1.95V$
- LVSTL(Low Voltage Swing Terminated Logic) I/O Interface
- Internal VREF and VREF Training
- Dynamic ODT :
  - DQ ODT :VSSQ Termination
  - CA ODT :VSS Termination
- Selectable output drive strength (DS)
- Max. Clock Frequency : 1.6GHz (3.2Gbps for one channel)
- 16-bit Pre-fetch DDR data bus
- Single data rate (multiple cycles) command/address bus
- Bidirectional/differential data strobe per byte of data (DQS,  $\overline{DQS}$ )
- DMI pin support for write data masking and DBI functionality
- Programmable READ and WRITE latencies (RL/WL)
- Programmable and on-the-fly burst lengths (BL =16, 32)
- Support non-target DRAM ODT control
- Directed per-bank refresh for concurrent bank operation and ease of command scheduling
- ZQ Calibration
- Operation Temperature:
  - Automotive A2 ( $T_c = -40^{\circ}C$  to  $105^{\circ}C$ )
- On-chip temperature sensor to control self refresh rate
- On-chip temperature sensor whose status can be read from MR4
- RoHS-compliant, “green” packaging
- Package:
  - 2Gb/4Gb : 200 ball FBGA (10mm x 14.5mm x 0.8mm)
  - 8Gb : 200 ball FBGA (10mm x 14.5mm x 1.1mm)

**Table 1. Speed Grade Information**

Speed Grade	Clock Frequency	RL	tCK (ns)
DDR4L-3200	1600MHz	28	0.625

\*Other clock frequencies/data rates supported; please refer to AC timing tables

## 1.2 Product List

**Table 2** shows all possible products within the 2Gbit/4Gbit/8Gbit LPDDR4 SDRAM component generation. Availability depends on application needs.

**Table2. Ordering Information for 2Gb/4Gb/8Gb LPDDR4**

Product part No	Org	Temperature	Max Clock (MHz)	Package
AS4C128M16MD4-062BAN	128M x 16	Automotive -40°C to 105°C	1600	200-ball FBGA
AS4C128M32MD4-062BAN	128M x 32	Automotive -40°C to 105°C	1600	200-ball FBGA
AS4C256M16MD4-062BAN	256M x 16	Automotive -40°C to 105°C	1600	200-ball FBGA
AS4C256M32MD4-062BAN	256M x 32	Automotive -40°C to 105°C	1600	200-ball FBGA
AS4C64M32MD4-062BAN	64M x 32	Automotive -40°C to 105°C	1600	200-ball FBGA

## 1.3 Addressing

**Table 4 - 2Gb/4Gb/8Gb LPDDR4 SDRAM Addressing**

Memory Density		4Gb	4Gb	8Gb	2Gb	2Gb
Organization		x32	x16	x32	x32	x16
Number of Channels		2	1	2	2	1
Density per channel		2Gb	4Gb	4Gb	1Gb	2Gb
Configuration		16Mb x 16DQ x 8 banks x 2 channels	32Mb x 16DQ x 8 banks x 1 channel	32Mb x 16DQ x 8 banks x 2 channels	8Mb x 16DQ x 8 banks x 2 channels	16Mb x 16DQ x 8 banks x 1 channel
Number of Banks (per Channel)		8	8	8	8	8
Array Pre-Fetch (Bits, per channel)		256	256	256	256	266
Number of Rows (per channel)		16,384	32,768	32,768	8,192	16,384
Number of Columns (fetch boundaries)		64	64	64	64	64
Page Size (Bytes)		2,048	2,048	2048	2048	2048
Bank Address		BA0-BA2	BA0-BA2	BA0-BA2	BA0-BA2	BA0-BA2
X16	Row Addresses	R0-R13	R0-R14	R0-R14	R0-R12	R0-R13
	Column Addresses	C0-C9	C0-C9	C0-C9	C0-C9	C0-C9
Burst Starting Address Boundary		64-bit	64-bit	64-bit	64-bit	64-bit

NOTE 1 The lower two column addresses (C0 - C1) are assumed to be "zero" and are not transmitted on the CA bus.

NOTE 2 Row and Column address values on the CA bus that are not used for a particular density be at valid logic levels.


NOTE 3 For non - binary memory densities, only half of the row address space is valid. When the MSB address bit is "HIGH", then the MSB - 1 address bit must be "LOW".

NOTE 4 The row address input which violates restriction described in note 3 may result in undefined or vendor specific behavior. Consult memory vendor for more information.

## 1.4 Package Block Diagram


**Figure 1 – Dual Channel Package Block Diagram**

**Part number: AS4C64M32MD4 ,AS4C128M32MD4, AS4C256M32MD4**



**Figure 2 – Single Channel Package Block Diagram**

**Part number: AS4C128M16MD4, AS4C256M16MD4**



## 1.5 Package Ballout

Figure 3 - 200-ball x32 Discrete Package, 0.80mm x 0.65mm using MO-311

	0.80mm Pitch					0.65mm Pitch						
	1	2	3	4	5	6	7	8	9	10	11	12
A	NC	NC	VSS	V <sub>DD2</sub>	ZQ0			NC	V <sub>DD2</sub>	VSS	ERR_A	NC
B	NC	DQ0_A	V <sub>DDQ</sub>	DQ7_A	V <sub>DDQ</sub>			V <sub>DDQ</sub>	DQ15_A	V <sub>DDQ</sub>	DQ8_A	NC
C	VSS	DQ1_A	DMI0_A	DQ6_A	VSS			VSS	DQ14_A	DMI1_A	DQ9_A	VSS
D	V <sub>DDQ</sub>	VSS	DQS0_T_A	VSS	V <sub>DDQ</sub>			V <sub>DDQ</sub>	VSS	DQS1_T_A	VSS	V <sub>DDQ</sub>
E	VSS	DQ2_A	DQS0_C_A	DQ5_A	VSS			VSS	DQ13_A	DQS1_C_A	DQ10_A	VSS
F	V <sub>DD1</sub>	DQ3_A	V <sub>DDQ</sub>	DQ4_A	V <sub>DD2</sub>			V <sub>DD2</sub>	DQ12_A	V <sub>DDQ</sub>	DQ11_A	V <sub>DD1</sub>
G	VSS	ODT_CA_A	VSS	V <sub>DD1</sub>	VSS			VSS	V <sub>DD1</sub>	VSS	NC	VSS
H	V <sub>DD2</sub>	CA0_A	NC	CS0_A	V <sub>DD2</sub>			V <sub>DD2</sub>	CA2_A	CA3_A	CA4_A	V <sub>DD2</sub>
J	VSS	CA1_A	VSS	CKE0_A	NC			CK_t_A	CK_c_A	VSS	CA5_A	VSS
K	V <sub>DD2</sub>	VSS	V <sub>DD2</sub>	VSS	NC			NC	VSS	V <sub>DD2</sub>	VSS	V <sub>DD2</sub>
L												
M												
N	V <sub>DD2</sub>	VSS	V <sub>DD2</sub>	VSS	NC			NC	VSS	V <sub>DD2</sub>	VSS	V <sub>DD2</sub>
P	VSS	CA1_B	VSS	CKE0_B	NC			CK_t_B	CK_c_B	VSS	CA5_B	VSS
R	V <sub>DD2</sub>	CA0_B	NC	CS0_B	V <sub>DD2</sub>			V <sub>DD2</sub>	CA2_B	CA3_B	CA4_B	V <sub>DD2</sub>
T	VSS	ODT_CA_B	VSS	V <sub>DD1</sub>	VSS			VSS	V <sub>DD1</sub>	VSS	RESET_n	VSS
U	V <sub>DD1</sub>	DQ3_B	V <sub>DDQ</sub>	DQ4_B	V <sub>DD2</sub>			V <sub>DD2</sub>	DQ12_B	V <sub>DDQ</sub>	DQ11_B	V <sub>DD1</sub>
V	VSS	DQ2_B	DQS0_C_B	DQ5_B	VSS			VSS	DQ13_B	DQS1_C_B	DQ10_B	VSS
W	V <sub>DDQ</sub>	VSS	DQS0_T_B	VSS	V <sub>DDQ</sub>			V <sub>DDQ</sub>	VSS	DQS1_T_B	VSS	V <sub>DDQ</sub>
Y	VSS	DQ1_B	DMI0_B	DQ6_B	VSS			VSS	DQ14_B	DMI1_B	DQ9_B	VSS
AA	NC	DQ0_B	V <sub>DDQ</sub>	DQ7_B	V <sub>DDQ</sub>			V <sub>DDQ</sub>	DQ15_B	V <sub>DDQ</sub>	DQ8_B	NC
AB	NC	NC	VSS	V <sub>DD2</sub>	VSS			VSS	V <sub>DD2</sub>	VSS	ERR_B	NC

NOTE 1 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT\_CA[x] balls are wired to ODT\_CA[x] pads of Rank 0 DRAM die. ODT\_CA[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 Die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 5 11A and 11AB are optional ERR signals.

**Figure 4 - 200-ball x16 Discrete Package, 0.80mm x 0.65mm using MO-311**

	0.80mm Pitch					0.65mm Pitch						
	1	2	3	4	5	6	7	8	9	10	11	12
A	NC	NC	VSS	V <sub>DD2</sub>	ZQ0			NC	V <sub>DD2</sub>	VSS	ERR_A	NC
B	NC	DQ0_A	V <sub>DDQ</sub>	DQ7_A	V <sub>DDQ</sub>			V <sub>DDQ</sub>	DQ15_A	V <sub>DDQ</sub>	DQ8_A	NC
C	VSS	DQ1_A	DMI0_A	DQ6_A	VSS			VSS	DQ14_A	DMI1_A	DQ9_A	VSS
D	V <sub>DDQ</sub>	VSS	DQS0_T_A	VSS	V <sub>DDQ</sub>			V <sub>DDQ</sub>	VSS	DQS1_T_A	VSS	V <sub>DDQ</sub>
E	VSS	DQ2_A	DQS0_C_A	DQ5_A	VSS			VSS	DQ13_A	DQS1_C_A	DQ10_A	VSS
F	V <sub>DD1</sub>	DQ3_A	V <sub>DDQ</sub>	DQ4_A	V <sub>DD2</sub>			V <sub>DD2</sub>	DQ12_A	V <sub>DDQ</sub>	DQ11_A	V <sub>DD1</sub>
G	VSS	ODT_CA_A	VSS	V <sub>DD1</sub>	VSS			VSS	V <sub>DD1</sub>	VSS	NC	VSS
H	V <sub>DD2</sub>	CA0_A	NC	CS0_A	V <sub>DD2</sub>			V <sub>DD2</sub>	CA2_A	CA3_A	CA4_A	V <sub>DD2</sub>
J	VSS	CA1_A	VSS	CKE0_A	NC			CK_t_A	CK_c_A	VSS	CA5_A	VSS
K	V <sub>DD2</sub>	VSS	V <sub>DD2</sub>	VSS	NC			NC	VSS	V <sub>DD2</sub>	VSS	V <sub>DD2</sub>
L												
M												
N	V <sub>DD2</sub>	VSS	V <sub>DD2</sub>	VSS	NC			NC	VSS	V <sub>DD2</sub>	VSS	V <sub>DD2</sub>
P	VSS	NC	VSS	NC	NC			NC	NC	VSS	NC	VSS
R	V <sub>DD2</sub>	NC	NC	NC	V <sub>DD2</sub>			V <sub>DD2</sub>	NC	NC	NC	V <sub>DD2</sub>
T	VSS	NC	VSS	V <sub>DD1</sub>	VSS			VSS	V <sub>DD1</sub>	VSS	RESET_n	VSS
U	V <sub>DD1</sub>	NC	V <sub>DDQ</sub>	NC	V <sub>DD2</sub>			V <sub>DD2</sub>	NC	V <sub>DDQ</sub>	NC	V <sub>DD1</sub>
V	VSS	NC	NC	NC	VSS			VSS	NC	NC	NC	VSS
W	V <sub>DDQ</sub>	VSS	NC	VSS	V <sub>DDQ</sub>			V <sub>DDQ</sub>	VSS	NC	VSS	V <sub>DDQ</sub>
Y	VSS	NC	NC	NC	VSS			VSS	NC	NC	NC	VSS
AA	NC	NC	V <sub>DDQ</sub>	NC	V <sub>DDQ</sub>			V <sub>DDQ</sub>	NC	V <sub>DDQ</sub>	NC	NC
AB	NC	NC	VSS	V <sub>DD2</sub>	VSS			VSS	V <sub>DD2</sub>	VSS	NC	NC

NOTE 1 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT\_CA[x] balls are wired to ODT\_CA[x] pads of Rank 0 DRAM die. ODT\_CA[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 Die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 5 11A is optional ERR signal.

## 1.6 Pin Functional Description

**Table 5 - Pin Functional Description**

Symbol	Type	Function
CK_t_A, CK_c_A, CK_t_B, CK_c_B	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.
CKE_A CKE_B	Input	<b>Clock Enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal.
CS_A CS_B	Input	<b>Chip Select:</b> CS is part of the command code. Each channel (A & B) has its own CS signal.
CA[5:0]_A CA[5:0]_B	Input	<b>Command/Address Inputs:</b> CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A&B) has its own CA signals.
ODT_CA_A ODT_CA_B	Input	<b>CA ODT Control:</b> The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]_A, DQ[15:0]_B	I/O	<b>Data Input/Output:</b> Bi-direction data bus.
DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B	I/O	<b>Data Strobe:</b> DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.
DMI[1:0]_A, DMI[1:0]_B	I/O	<b>Data Mask Inversion:</b> DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ	Reference	<b>Calibration Reference:</b> Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to V <sub>DDQ</sub> through a 240Ω ± 1% resistor.
V <sub>DDQ</sub> , V <sub>DD1</sub> , V <sub>DD2</sub>	Supply	<b>Power Supplies:</b> Isolated on the die for improved noise immunity.
VSS, VSSQ	GND	<b>Ground Reference:</b> Power supply ground reference.
RESET_n	Input	<b>RESET:</b> When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.

NOTE 1 "\_A" and "\_B" indicate DRAM channel "\_A" pads are present in all devices. "\_B" pads are present in dual channel SDRAM devices only.



## 1.7 Power-up, Initialization and Power-off Procedure

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values of the following MR settings are defined as **Table 6**.

**Table 6 - MRS defaults settings**

Item	MRS	Default Setting	Description
FSP-OP/WR	MR13 OP[7:6]	00 <sub>B</sub>	FSP-OP/WR[0] are enabled
WLS	MR2 OP[6]	0 <sub>B</sub>	Write Latency Set 0 is selected
WL	MR2 OP[5:3]	000 <sub>B</sub>	WL = 4
RL	MR2 OP[2:0]	000 <sub>B</sub>	RL = 6, nRTP=8
nWR	MR1 OP[6:4]	000 <sub>B</sub>	nWR = 6
DBI-WR/RD	MR3 OP[7:6]	00 <sub>B</sub>	Write & Read DBI are disabled
CA ODT	MR11 OP[6:4]	000 <sub>B</sub>	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000 <sub>B</sub>	DQ ODT is disabled
V <sub>REF</sub> (CA) Setting	MR12 OP[6]	1 <sub>B</sub>	V <sub>REF</sub> (CA) Range[1] enabled
V <sub>REF</sub> (CA) Value	MR12 OP[5:0]	001101 <sub>B</sub>	Range1 : 27.2% of V <sub>DD2</sub>
V <sub>REF</sub> (DQ) Setting	MR14 OP[6]	1 <sub>B</sub>	V <sub>REF</sub> (DQ) Range[1] enabled
V <sub>REF</sub> (DQ) Value	MR14 OP[5:0]	001101 <sub>B</sub>	Range1 : 27.2% of V <sub>DDQ</sub>

### 1.7.1 Voltage Ramp and Device Initialization

The following sequence shall be used to power up the LPDDR4 device. Unless specified otherwise, these steps are mandatory. Note that the power-up sequence of all channels must proceed simultaneously.

1. While applying power (after Ta), RESET\_n is recommended to be LOW ( $\leq 0.2 \times V_{DD2}$ ) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while RESET\_n is held LOW. Power supply voltage ramp requirements are provided in **Table 7**. V<sub>DD1</sub> must ramp at the same time or earlier than V<sub>DD2</sub>. V<sub>DD2</sub> must ramp at the same time or earlier than V<sub>DDQ</sub>.

**Table 7 - Voltage Ramp Conditions**

After	Applicable Conditions
Ta is reached	V <sub>DD1</sub> must be greater than V <sub>DD2</sub>
	V <sub>DD2</sub> must be greater than V <sub>DDQ</sub> - 200 mV

NOTE 1 Ta is the point when any power supply first reaches 300 mV.

NOTE 2 Voltage ramp conditions in Table 8 apply between Ta and power-off (controlled or uncontrolled).


NOTE 3 Tb is the point at which all supply and reference voltages are within their defined ranges.

NOTE 4 Power ramp duration tINIT0 (Tb-Ta) must not exceed 20ms.

NOTE 5 The voltage difference between any of V<sub>SS</sub> and V<sub>SSQ</sub> pins must not exceed 100 mV.

2. Following the completion of the voltage ramp (Tb), RESET\_n must be maintained LOW. DQ, DMI, DQS\_t and DQS\_c voltage levels must be between V<sub>SSQ</sub> and V<sub>DDQ</sub> during voltage ramp to avoid latch-up. CKE, CK\_t, CK\_c, CS\_n and CA input levels must be between V<sub>SS</sub> and V<sub>DD2</sub> during voltage ramp to avoid latch-up.
3. Beginning at Tb, RESET\_n must remain LOW for at least tINIT1(Tc), after which RESET\_n can be deasserted to HIGH(Tc). At least 10ns before RESET\_n de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care".

### 1.7.1 Voltage Ramp and Device Initialization (cont'd)



NOTES: 1. Training is optional and may be done at the system architect's discretion. The training sequence after ZQ\_CAL Latch (Th, Sequence 7~9) in Figure 5 is simplified recommendation and actual training sequence may vary depending on systems.

**Figure 5 - Power Ramp and Initialization Sequence**

4. After RESET\_n is de-asserted (Tc), wait at least tINIT3 before activating CKE. Clock (CK\_t, CK\_c) is required to be started and stabilized for tINIT4 before CKE goes active (Td). CS is required to be maintained LOW when controller activates CKE.
  5. After setting CKE high, wait minimum of tINIT5 to issue any MRR or MRW commands (Te). For both MRR and MRW commands, the clock frequency must be within the range defined for tCKb. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured.
  6. After completing all MRW commands to set the Pull-up, Pull-down and Rx termination values, the DRAM controller can issue ZQCAL Start command to the memory (Tf). This command is used to calibrate VOH level and output impedance over process, voltage and temperature. In systems where more than one LPDDR4 DRAM devices share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each LPDDR4 device. ZQ calibration sequence is completed after tZQCAL (Tg) and the ZQCAL Latch command must be issued to update the DQ drivers and DQ+CA ODT to the calibrated values.
  7. After tZQLAT is satisfied (Th) the command bus (internal VREF(CA), CS, and CA) should be trained for high-speed operation by issuing an MRW command (Command Bus Training Mode). This command is used to calibrate the device's internal VREF and align CS/CA with CK for high-speed operation. The LPDDR4 device will power-up with receivers configured for low-speed operations, and VREF(CA) set to a default factory setting. Normal device operation at clock speeds higher than tCKb may not be possible until command bus training has been completed.
- NOTE The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and outputs the results asynchronously on the DQ bus. See 4.29, (item 1.), MRW for information on how to enter/exit the training mode.
8. After command bus training, DRAM controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is high (Ti). See 4.31, Mode Register Write-WR Leveling Mode, for detailed description of write leveling entry and exit sequence. In write leveling mode, the DRAM controller adjusts write DQS\_t/c timing to the point where the LPDDR4 device recognizes the start of write DQ data burst with desired write latency.
  9. After write leveling, the DQ Bus (internal VREF(DQ), DQS, and DQ) should be trained for high-speed operation using the MPC training commands and by issuing MRW commands to adjust VREF(DQ) (Tj). The LPDDR4 device will power-up with receivers configured for low-speed operations and VREF(DQ) set to a default factory setting. Normal device operation at clock speeds higher than tCKb should not be attempted until DQ Bus training has been completed. The MPC Read Calibration command is used together with MPC FIFO Write/Read commands to train

DQ bus without disturbing the memory array contents. See DQ Bus Training section for detailed DQ Bus Training sequence.

10. At  $T_k$  the LPDDR4 device is ready for normal operation, and is ready to accept any valid command. Any more registers that have not previously been set up for normal operation should be written at this time.

**Table 8 - Initialization Timing Parameters**

Parameter	Value		Unit	Comment
	Min	Max		
tINIT0	-	20	ms	Maximum voltage-ramp time
tINIT1	200	-	us	Minimum RESET_n LOW time after completion of voltage ramp
tINIT2	10	-	ns	Minimum CKE low time before RESET_n high
tINIT3	2	-	ms	Minimum CKE low time after RESET_n high
tINIT4	5	-	tCK	Minimum stable clock before first CKE high
tINIT5	2	-	us	Minimum idle time before first MRW/MRR command
tZQCAL	1	-	us	ZQ calibration time
tZQLAT	Max(30ns, 8tCK)	-	ns	ZQCAL latch quiet time.
tCKb	Note *1,2	Note *1,2	ns	Clock cycle time during boot

NOTE 1 Min tCKb guaranteed by DRAM test is 18 ns.

NOTE 2 The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent.

### 1.7.2 Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

1. Assert RESET\_n below  $0.2 \times V_{DD2}$  anytime when reset is needed. RESET\_n needs to be maintained for minimum tPW\_RESET. CKE must be pulled LOW at least 10 ns before de-asserting RESET\_n.
2. Repeat steps 4 to 10 in 1.6.1.

**Table 9 - Reset Timing Parameter**

Parameter	Value		Unit	Comment
	Min	Max		
tPW_RESET	100	-	ns	Minimum RESET_n low Time for Reset Initialization with stable power

### 1.7.3 Power-off Sequence

The following procedure is required to power off the device.

While powering off, CKE must be held LOW ( $0.2 \times V_{DD2}$ ) and all other inputs must be between  $V_{ILmin}$  and  $V_{IHmax}$ . The device outputs remain at High-Z while CKE is held LOW. DQ, DMI, DQS\_t and DQS\_c voltage levels must be between  $V_{SSQ}$  and  $V_{DDQ}$  during voltage ramp to avoid latch-up. RESET\_n, CK\_t, CK\_c, CS and CA input levels must be between  $V_{SS}$  and  $V_{DD2}$  during voltage ramp to avoid latch-up.

$T_x$  is the point where any power supply drops below the minimum value specified.

$T_z$  is the point where all power supplies are below 300mV. After  $T_z$ , the device is powered off.

**Table 10 - Power Supply Conditions**

After	Applicable Conditions
Tx and Tz	$V_{DD1}$ must be greater than $V_{DD2}$
	$V_{DD2}$ must be greater than $V_{DDQ} - 200$ mV

The voltage difference between any of  $V_{SS}$ ,  $V_{SSQ}$  pins must not exceed 100 mV.

### 1.7.4 Uncontrolled Power-off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power supply current capacity must be at zero, except any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than 0.5 V/ $\mu$ s between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

**Table 11 - Timing Parameters Power Off**

Symbol	Value		Unit	Comment
	Min	Max		
tPOFF	-	2	s	Maximum Power-off ramp item

## 1.8 Mode Register Definition

Table 12 shows the mode registers for LPDDR4 SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "RW" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

**Table 12 - Mode Register Assignment in LPDDR4 SDRAM**

MR#	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
0	CATR	RFU	RFU	RZQI		RFU	RFU	Refresh mode
1	RPST	nWR (for AP)			RD-PRE	WR-PRE	BL	
2	WR Lev	WLS	WL			RL		
3	DBI-WR	DBI-RD	PDDS			PPRP	WR PST	PU-CAL
4	TUF	Thermal Offset		PPRE	SR Abort	Refresh Rate		
5	LPDDR4 Manufacturer ID							
6	Revision ID-1							
7	Revision ID-2							
8	IO Width		Density				Type	
9	Vendor Specific Test Register							
10	RFU							ZQ-Reset
11	RFU	CA ODT			RFU	DQ ODT		
12	RFU	VR-CA	VREF(CA)					
13	FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT
14	RFU	VR(dq)	VREF(DQ)					
15	Lower-Byte Invert Register for DQ Calibration							
16	PASR Bank Mask							
17	PASR Segment Mask							
18	DQS Oscillator Count - LSB							
19	DQS Oscillator Count - MSB							
20	Upper-Byte Invert Register for DQ Calibration							
21	RFU							
22	RFU	ODTD-CA	ODTE-CS	ODTE-CK	SOC ODT			
23	DQS interval timer run time setting							
24	TRR Mode	TRR Mode BAn			Unlimited MAC	MAC Value		
25	PPR Resource							
26	RFU							
27	RFU							
28	RFU							
29	RFU							
30	Reserved for testing - SDRAM will ignore							
31	RFU							
32	D Calibration Pattern "A" (default = 5AH)							
33	ECC control							
34	ECC error count							
35	RFU							
36	RFU							
37	RFU							
38	RFU							
39	Reserved for testing - SDRAM will ignore							
40	D Calibration Pattern "B" (default = 3CH)							

**MR0 Register Information (MA[5:0] = 00<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
CATR	RFU	RFU	RZQI		RFU	Latency Mode	Refresh mode

Function	Register Type	Operand	Data	Notes
Refresh mode	Read-only	OP[0]	0 <sub>B</sub> : Both legacy & modified refresh mode supported 1 <sub>B</sub> : Only modified refresh mode supported	
Latency Mode		OP[1]	0 <sub>B</sub> : Device supports normal latency 1 <sub>B</sub> : Device supports byte mode latency	6,7
RZQI (Built-in Self-Test for RZQ)		OP[4:3]	00 <sub>B</sub> : RZQ Self-Test Not Supported 01 <sub>B</sub> : ZQ pin may connect to V <sub>SSQ</sub> or float 10 <sub>B</sub> : ZQ-pin may short to V <sub>DDQ</sub> 11 <sub>B</sub> : ZQ-pin Self-Test Completed, no error condition detected (ZQ-pin may not connect to V <sub>SSQ</sub> or float, nor short to V <sub>DDQ</sub> )	1,2,3,4
CATR (CA Terminating Rank)		OP[7]	0 <sub>B</sub> : CA for this rank is not terminated 1 <sub>B</sub> : Vendor specific	5

NOTE 1: RZQI MR value, if supported, will be valid after the following sequence:

- a. Completion of MPC ZQCAL Start command to either channel.
- b. Completion of MPC ZQCAL Latch command to either channel then t<sub>ZQLAT</sub> is satisfied.  
RZQI value will be lost after Reset.

NOTE 2: If the ZQ-pin is connected to V<sub>SSQ</sub> to set default calibration, OP[4:3] shall be set to 01<sub>B</sub>. If the ZQ-pin is not connected to V<sub>SSQ</sub>, either OP[4:3] = 01<sub>B</sub> or OP[4:3] = 10<sub>B</sub> might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.

NOTE 3: In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ Calibration commands. In either case, the device may not function as intended.

NOTE 4: If ZQ Self-Test returns OP[4:3] = 11<sub>B</sub>, the device has detected a resistor connected to the ZQ-pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e., 240Ω ± 1%).

NOTE 5: CATR functionality is Vendor specific. CATR can either indicate the connection status of the ODTCA pad for the die or whether CA for the rank is terminated. Consult the vendor device datasheet for details.

NOTE 6: See byte mode addendum spec for byte mode latency details.

NOTE 7: Byte mode latency for 2Ch. x16 device is only allowed when it is stacked in a same package with byte mode device.

**MR1 Register Information (MA[5:0] = 01<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RPST	nWR (for AP)			RD-PRE	WR-PRE	BL	

Function	Register Type	Operand	Data	Notes
BL (Burst Length)	Write-only	OP[1:0]	00 <sub>B</sub> : BL=16 Sequential (default) 01 <sub>B</sub> : BL=32 Sequential 10 <sub>B</sub> : BL=16 or 32 Sequential (on-the-fly) All Others: Reserved	1,7
WR-PRE (WR Pre-amble Length)		OP[2]	0 <sub>B</sub> : Reserved 1 <sub>B</sub> : WR Pre-amble = 2*tCK	5,6
RD-PRE (RD Pre-amble Type)		OP[3]	0 <sub>B</sub> : RD Pre-amble = Static (default) 1 <sub>B</sub> : RD Pre-amble = Toggle	3,5,6
nWR (Write-Recovery for Auto-Precharge commands)		OP[6:4]	000 <sub>B</sub> : nWR = 6 (default) 001 <sub>B</sub> : nWR = 10 010 <sub>B</sub> : nWR = 16 011 <sub>B</sub> : nWR = 20 100 <sub>B</sub> : nWR = 24 101 <sub>B</sub> : nWR = 30  110 <sub>B</sub> : nWR = 34 111 <sub>B</sub> : nWR = 40	2,5,6
RPST (RD Post-Ambles Length)		OP[7]	0 <sub>B</sub> : RD Post-amble = 0.5*tCK (default) 1 <sub>B</sub> : RD Post-amble = 1.5*tCK	4,5,6

NOTE 1: Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.

NOTE 2: The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto-precharge) enabled. (Ref. See Latency Code Frequency Table for allowable Frequency Ranges for RL/WL/nWR, available in next revision of this document.)

NOTE 3: For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" Pre-amble. See 4.5, Read Preamble and Postamble, for a drawing of each type of pre-amble.

NOTE 4: OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS<sub>t</sub>. The optional postamble cycle is provided for the benefit of certain memory controllers.

NOTE 5: There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

NOTE 6: There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

NOTE 7: Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.





**MR2 Register Information (MA[5:0] = 02H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WR Lev	WLS	WL			RL		

Function	Register Type	Operand	Data	Notes	
RL (Read latency)	Write-only	OP[2:0]	RL & nRTP for DBI-RD Disabled (MR3 OP[6]=0B) 000B: RL=6, nRTP = 8 (Default) 001B: RL=10, nRTP = 8 010B: RL=14, nRTP = 8 011B: RL=20, nRTP = 8 100B: RL=24, nRTP = 10 101B: RL=28, nRTP = 12 110B: RL=32, nRTP = 14 111B: RL=36, nRTP = 16 RL & nRTP for DBI-RD Enabled (MR3 OP[6]=1B) 000B: RL=6, nRTP = 8 001B: RL=12, nRTP = 8 010B: RL=16, nRTP = 8 011B: RL=22, nRTP = 8 100B: RL=28, nRTP = 10 101B: RL=32, nRTP = 12 110B: RL=36, nRTP = 14 111B: RL=40, nRTP = 16	1,3,4	
WL (Write latency)			OP[5:3]	WL Set "A" (MR2 OP[6]=0B) 000B: WL=4 (Default) 001B: WL=6 010B: WL=8 011B: WL=10 100B: WL=12 101B: WL=14 110B: WL=16 111B: WL=18 WL Set "B" (MR2 OP[6]=1B) 000B: WL=4 001B: WL=8 010B: WL=12 011B: WL=18 100B: WL=22 101B: WL=26 110B: WL=30 111B: WL=34	1,3,4
WLS (Write Latency Set)			OP[6]	0B: WL Set "A" (default) 1B: WL Set "B"	1,3,4
WR LEV (Write Leveling)			OP[7]	0B: Disabled (default) 1B: Enabled	2

## Notes:

1. (Ref. See Latency Code Frequency Table for allowable Frequency Ranges for RL/WL/nWR/nRTP, available in next revision of this document).
2. After a MRW to set the Write Leveling Enable bit (OP[7]=1B), the LPDDR4-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0B). No other commands are allowed until the Write Leveling Enable bit is cleared.
3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
4. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

**MR3 Register Information (MA[5:0] = 03<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DBI-WR	DBI-RD	PDDS			PPRP	WR PST	PU-CAL

Function	Register Type	Operand	Data	Notes
PU-Cal (Pull-up Calibration Point)	Write-only	OP[0]	0B: VDDQ/2.5 1B: VDDQ/3 (default)	1,4
WR PST(WR Post-Amble Length)		OP[1]	0B: WR Post-amble = 0.5*tCK (default) 1B: WR Post-amble = 1.5*tCK(Vendor specific function)	2,3,5
Post Package Repair Protection		OP[2]	0B: PPR protection disabled (default) 1B: PPR protection enabled	6
PDDS (Pull-Down Drive Strength)		OP[5:3]	000B: RFU 001B: RZQ/1 010B: RZQ/2 011B: RZQ/3 100B: RZQ/4 101B: RZQ/5 110B: RZQ/6 (default) 111B: Reserved	1,2,3
DBI-RD (DBI-Read Enable)		OP[6]	0B: Disabled (default) 1B: Enabled	2,3
DBI-WR (DBI-Write Enable)		OP[7]	0B: Disabled (default) 1B: Enabled	2,3

**Notes:**

- All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.
- Refer to the supplier data sheet for vender specific function. 1.5\*tCK apply > 1.6GHz clock.
- If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset.  
MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].

**MR4 Register Information (MA[5:0] = 04<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TUF	Thermal Offset		PPRE	SR Abort	Refresh Rate		

Function	Register Type	Operand	Data	Notes
Refresh Rate	Read	OP[2:0]	000 <sub>B</sub> : SDRAM Low temperature operating limit exceeded 001 <sub>B</sub> : 4x refresh 010 <sub>B</sub> : 2x refresh 011 <sub>B</sub> : 1x refresh (default) 100 <sub>B</sub> : 0.5x refresh 101 <sub>B</sub> : 0.25x refresh, no de-rating 110 <sub>B</sub> : 0.25x refresh, with de-rating 111 <sub>B</sub> : SDRAM High temperature operating limit exceeded	1,2,3,4,7,8,9
SR Abort (Self Refresh Abort)	Write	OP[3]	0 <sub>B</sub> : Disable (default) 1 <sub>B</sub> : Enable	9,11
PPRE (Post-package repair entry/exit)	Write	OP[4]	0 <sub>B</sub> : Exit PPR mode (default) 1 <sub>B</sub> : Enter PPR mode	5,9
Thermal Offset (Vender Specific Function)	Write	OP[6:5]	00 <sub>B</sub> : No offset, 0~5 °C gradient (default) 01 <sub>B</sub> : 5°C offset, 5~10°C gradient 10 <sub>B</sub> : 10°C offset, 10~15°C gradient 11 <sub>B</sub> : Reserved	10
TUF (Temperature Update Flag)	Read	OP[7]	0 <sub>B</sub> : No change in OP[2:0] since last MR4 read (default) 1 <sub>B</sub> : Change in OP[2:0] since last MR4 read	6,7,8

**Notes:**

- The refresh rate for each MR4-OP[2:0] setting applies to tREFI, tREFIpb, and tREFW. OP[2:0]=011<sub>B</sub> corresponds to a device temperature of 85 °C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1<sub>B</sub>, the device temperature is greater than 85°C.
- At higher temperatures (>85 °C), AC timing derating may be required. If derating is required the LPDDR4-SDRAM will set OP[2:0]=110<sub>B</sub>.
- DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
- The device may not operate properly when OP[2:0]=000<sub>B</sub> or 111<sub>B</sub>.
- Post-package repair can be entered or exited by writing to OP[4].
- When OP[7]=1, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
- OP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence(Te).
- See the section on "temperature Sensor" for information on the recommended frequency of reading MR4.
- OP[6:3] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.
- Refer to the supplier data sheet for vender specific function.
- Self Refresh abort feature is available for higher density devices starting with 12Gb device.

**MR5 Register Information (MA[5:0] = 05<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
LPDDR4 Manufacturer ID							

Function	Register Type	Operand	Data	Function
Manufacturer ID	Read-Only	OP[7:0]	0101 0010: Alliance Memory Inc All Others: Reserved	Manufacturer ID

**MR6 Register Information (MA[7:0] = 06<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Revision ID-1							

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-1	Read-only	OP[7:0]	00000000 <sub>B</sub> : A-version 00000001 <sub>B</sub> : B-version	1

NOTE 1 MR6 is vendor specific.

**MR7 Register Information (MA[7:0] = 07<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Revision ID-2							

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-2	Read-only	OP[7:0]	00000000 <sub>B</sub> : A-version 00000001 <sub>B</sub> : B-version	1

NOTE 1 MR7 is vendor specific.

**MR8 Register Information (MA[5:0] = 08<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
IO Width		Density				Type	

Function	Register Type	Operand	Data	Notes
Type	Read-only	OP[1:0]	00B: S16 SDRAM (16n pre-fetch) All Others: Reserved	
Density		OP[5:2]	0000B: 4Gb dual channel die / 2Gb single channel die 0001B: 6Gb dual channel die / 3Gb single channel die 0010B: 8Gb dual channel die / 4Gb single channel die 0011B: 12Gb dual channel die / 6Gb single channel die 0100B: 16Gb dual channel die / 8Gb single channel die 0101B: 24Gb dual channel die / 12Gb single channel die 0110B: 32Gb dual channel die / 16Gb single channel die All Others: Reserved	
IO Width		OP[7:6]	00B: x16 (per channel) All Others: Reserved	

**MR9 Register Information (MA[7:0] = 09<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Vendor Specific Test Register							

NOTE 1 Only 00<sub>H</sub> should be written to this register.

**MR10 Register Information (MA[7:0] = 0A<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU							ZQ-Reset

Function	Register Type	Operand	Data	Notes
ZQ-Reset	Write-only	OP[0]	0B: Normal Operation (Default) 1B: ZQ Reset	1,2

NOTE 1 ZQCal Timing Parameters for calibration latency and timing.

NOTE 2 If the ZQ-pin is connected to V<sub>DDQ</sub> through R<sub>ZQ</sub>, either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to V<sub>SS</sub>, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

**MR11 Register Information (MA[5:0] = 0BH)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ ODTnt	CA ODT			DQ ODTnt	DQ ODT		

Function	Register Type	Operand	Data	Notes
DQ ODT (DQ Bus Receiver On-Die-Termination)	Write-only	OP[2:0]	000B: Disable (Default) 001B: RZQ/1 010B: RZQ/2 011B: RZQ/3 100B: RZQ/4 101B: RZQ/5  110B: RZQ/6 111B: RFU	1,2,3
DQ ODTnt (DQ Bus Receiver On-Die Termination for non-target DRAM)		OP[7,3]	00B: Disable (Default) 01B: RZQ/3 10B: RZQ/5 11B: RZQ/6	1,2,3,4
CA ODT (CA Bus Receiver On-Die-Termination)		OP[6:4]	000B: Disable (Default) 001B: RZQ/1 010B: RZQ/2 011B: RZQ/3 100B: RZQ/4 101B: RZQ/5  110B: RZQ/6 111B: RFU	1,2,3

NOTE 1: All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.

NOTE 2: There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

NOTE 3: There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

NOTE 4: ODT for non-target DRAM is optional.

**MR12 Register Information (MA[5:0] = 0C<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	VR-CA	V <sub>REF</sub> (CA)					

Function	Register Type	Operand	Data	Notes
V <sub>REF</sub> (CA) (V <sub>REF</sub> (CA) Setting)	Read/ Write	OP[5:0]	000000B: -- Thru -- 110010B: See table below All Others: Reserved	1,2,3, 5,6
VR-CA (V <sub>REF</sub> (CA) Range)		OP[6]	0B: V <sub>REF</sub> (CA) Range[0] enabled 1B: V <sub>REF</sub> (CA) Range[1] enabled (default)	1,2,4, 5,6

NOTE 1: This register controls the V<sub>REF</sub>(CA) levels. Refer to [Table 15](#) - VREF Settings for Range[0] and Range[1] for actual voltage of V<sub>REF</sub>(CA).

NOTE 2: A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.

NOTE 3: A write to OP[5:0] sets the internal V<sub>REF</sub>(CA) level for FSP[0] when MR13 OP[6]=0B, or sets FSP[1] when MR13 OP[6]=1B. The time required for V<sub>REF</sub>(CA) to reach the set level depends on the step size from the current level to the new level. See the section on V<sub>REF</sub>(CA) training for more information.

NOTE 4: A write to OP[6] switches the LPDDR4-SDRAM between two internal V<sub>REF</sub>(CA) ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REF</sub>(CA) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.

NOTE 5: There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

NOTE 6: There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



**Table 15 - V<sub>REF</sub> Settings for Range[0] and Range[1]**

Function	Operand	Range[0] Values (% of VDD2)		Range[1] Values (% of VDD2)		Notes
V <sub>REF</sub> Settings for MR12	OP[5:0]	000000B: 10.0%	011010B: 20.4%	000000B: 22.0%	011010B: 32.4%	1,2,3
		000001B: 10.4%	011011B: 20.8%	000001B: 22.4%	011011B: 32.8%	
		000010B: 10.8%	011100B: 21.2%	000010B: 22.8%	011100B: 33.2%	
		000011B: 11.2%	011101B: 21.6%	000011B: 23.2%	011101B: 33.6%	
		000100B: 11.6%	011110B: 22.0%	000100B: 23.6%	011110B: 34.0%	
		000101B: 12.0%	011111B: 22.4%	000101B: 24.0%	011111B: 34.4%	
		000110B: 12.4%	100000B: 22.8%	000110B: 24.4%	100000B: 34.8%	
		000111B: 12.8%	100001B: 23.2%	000111B: 24.8%	100001B: 35.2%	
		001000B: 13.2%	100010B: 23.6%	001000B: 25.2%	100010B: 35.6%	
		001001B: 13.6%	100011B: 24.0%	001001B: 25.6%	100011B: 36.0%	
		001010B: 14.0%	100100B: 24.4%	001010B: 26.0%	100100B: 36.4%	
		001011B: 14.4%	100101B: 24.8%	001011B: 26.4%	100101B: 36.8%	
		001100B: 14.8%	100110B: 25.2%	001100B: 26.8%	100110B: 37.2%	
		001101B: 15.2%	100111B: 25.6%	001101B: 27.2% (Default)	100111B: 37.6%	
		001110B: 15.6%	101000B: 26.0%	001110B: 27.6%	101000B: 38.0%	
		001111B: 16.0%	101001B: 26.4%	001111B: 28.0%	101001B: 38.4%	
		010000B: 16.4%	101010B: 26.8%	010000B: 28.4%	101010B: 38.8%	
		010001B: 16.8%	101011B: 27.2%	010001B: 28.8%	101011B: 39.2%	
		010010B: 17.2%	101100B: 27.6%	010010B: 29.2%	101100B: 39.6%	
		010011B: 17.6%	101101B: 28.0%	010011B: 29.6%	101101B: 40.0%	
010100B: 18.0%	101110B: 28.4%	010100B: 30.0%	101110B: 40.4%			
010101B: 18.4%	101111B: 28.8%	010101B: 30.4%	101111B: 40.8%			
010110B: 18.8%	110000B: 29.2%	010110B: 30.8%	110000B: 41.2%			
010111B: 19.2%	110001B: 29.6%	010111B: 31.2%	110001B: 41.6%			
011000B: 19.6%	110010B: 30.0%	011000B: 31.6%	110010B: 42.0%			
011001B: 20.0%	All Others: Reserved	011001B: 32.0%	All Others: Reserved			

NOTE 1 These values may be used for MR12 OP[5:0] to set the V<sub>REF</sub>(CA) levels in the LPDDR4-SDRAM.

NOTE 2 The range may be selected in the MR12 register by setting OP[6] appropriately.

NOTE 3 The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high frequency setting which may use different terminations values.

**MR13 Register Information (MA[5:0] = 0D<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT

Function	Register Type	Operand	Data	Notes
CBT (Command Bus Training)	Write-only	OP[0]	0B: Normal Operation (default) 1B: Command Bus Training Mode Enabled	1
RPT (Read Preamble Training Mode)		OP[1]	0B : Disable (default) 1B : Enable	
VRO (VREF Output)		OP[2]	0B: Normal operation (default) 1B: Output the VREF(CA) and VREF(DQ) values on DQ bits	2
VRCG (VREF Current Generator)		OP[3]	0B: Normal Operation (default) 1B: VREF Fast Response (high current) mode	3
RRO Refresh rate option		OP[4]	0B: Disable codes 001 and 010 in MR4 OP[2:0] 1B: Enable all codes in MR4 OP[2:0]	4, 5
DMD (Data Mask Disable)		OP[5]	0B: Data Mask Operation Enabled (default) 1B: Data Mask Operation Disabled	6
FSP-WR (Frequency Set Point Write/Read)		OP[6]	0B: Frequency-Set-Point[0] (default) 1B: Frequency-Set-Point [1]	7
FSP-OP (Frequency Set Point Operation Mode)		OP[7]	0B: Frequency-Set-Point[0] (default) 1B: Frequency-Set-Point [1]	8

**Notes:**

1. A write to set OP[0]=1 causes the LPDDR4-SDRAM to enter the Command Bus Training mode. When OP[0]=1 and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0) and return to normal operation. See the Command Bus Training section for more information.
2. When set, the LPDDR4-SDRAM will output the VREF(CA) and VREF(D) voltages on D pins. Only the “active” frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal VREF levels. The DQ pins used for VREF output are vendor specific.
3. When OP[3]=1, the VREF circuit uses a high-current mode to improve VREF settling time.
4. MR13 OP4 RRO bit is valid only when MR0 OP0 = 1. For LPDDR4 devices with MR0 OP0 = 0, MR4 OP[2:0] bits are not dependent on MR13 OP4.
5. When OP[4] = 0, only 001b and 010b in MR4 OP[2:0] are disabled. LPDDR4 devices must report 011b instead of 001b or 010b in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
6. When enabled (OP[5]=0B) data masking is enabled for the device. When disabled (OP[5]=1B), masked write command is illegal. See 4.16, LPDDR4 Data Mask (DM) and Data Bus Inversion (DBI<sub>dc</sub>) Function.
7. FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as VREF(CA) Setting, VREF(CA) Range, VREF(DQ) Setting, VREF(DQ) Range. For more information, refer to 4.30, Frequency Set Point.
8. FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as VREF(CA) Setting, VREF(CA) Range, VREF(DQ) Setting, VREF(DQ) Range. For more information, refer to 4.30 Frequency Set Point section.

**MR14 Register Information (MA[5:0] = 0E<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	VR(DQ)	V <sub>REF</sub> (DQ)					

Function	Register Type	Operand	Data	Notes
V <sub>REF</sub> (DQ) (V <sub>REF</sub> (DQ) Setting)	Read/ Write	OP[5:0]	000000 <sub>B</sub> : -- Thru -- 110010 <sub>B</sub> : See table below All Others: Reserved	1,2,3, 5,6
VR(dq) (V <sub>REF</sub> (DQ) Range)		OP[6]	0 <sub>B</sub> : V <sub>REF</sub> (DQ) Range[0] enabled 1 <sub>B</sub> : V <sub>REF</sub> (DQ) Range[1] enabled (default)	1,2,4, 5,6

**Notes:**

1. This register controls the V<sub>REF</sub>(DQ) levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(dq)[1] may be selected by setting OP[6] appropriately.
2. A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
3. A write to OP[5:0] sets the internal V<sub>REF</sub>(DQ) level for FSP[0] when MR13 OP[6]=0<sub>B</sub>, or sets FSP[1] when MR13 OP[6]=1<sub>B</sub>. The time required for V<sub>REF</sub>(DQ) to reach the set level depends on the step size from the current level to the new level. See the section on V<sub>REF</sub>(DQ) training for more information.
4. A write to OP[6] switches the LPDDR4-SDRAM between two internal V<sub>REF</sub>(DQ) ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REF</sub>(DQ) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

**Table 16 - V<sub>REF</sub> Settings for Range[0] and Range[1]**

Function	Operand	Range[0] Values (% of V <sub>DDQ</sub> )		Range[1] Values (% of V <sub>DDQ</sub> )		Notes
V <sub>REF</sub> Settings for MR14	OP[5:0]	000000 <sub>B</sub> : 10.0%	011010 <sub>B</sub> : 20.4%	000000 <sub>B</sub> : 22.0%	011010 <sub>B</sub> : 32.4%	1,2,3
		000001 <sub>B</sub> : 10.4%	011011 <sub>B</sub> : 20.8%	000001 <sub>B</sub> : 22.4%	011011 <sub>B</sub> : 32.8%	
		000010 <sub>B</sub> : 10.8%	011100 <sub>B</sub> : 21.2%	000010 <sub>B</sub> : 22.8%	011100 <sub>B</sub> : 33.2%	
		000011 <sub>B</sub> : 11.2%	011101 <sub>B</sub> : 21.6%	000011 <sub>B</sub> : 23.2%	011101 <sub>B</sub> : 33.6%	
		000100 <sub>B</sub> : 11.6%	011110 <sub>B</sub> : 22.0%	000100 <sub>B</sub> : 23.6%	011110 <sub>B</sub> : 34.0%	
		000101 <sub>B</sub> : 12.0%	011111 <sub>B</sub> : 22.4%	000101 <sub>B</sub> : 24.0%	011111 <sub>B</sub> : 34.4%	
		000110 <sub>B</sub> : 12.4%	100000 <sub>B</sub> : 22.8%	000110 <sub>B</sub> : 24.4%	100000 <sub>B</sub> : 34.8%	
		000111 <sub>B</sub> : 12.8%	100001 <sub>B</sub> : 23.2%	000111 <sub>B</sub> : 24.8%	100001 <sub>B</sub> : 35.2%	
		001000 <sub>B</sub> : 13.2%	100010 <sub>B</sub> : 23.6%	001000 <sub>B</sub> : 25.2%	100010 <sub>B</sub> : 35.6%	
		001001 <sub>B</sub> : 13.6%	100011 <sub>B</sub> : 24.0%	001001 <sub>B</sub> : 25.6%	100011 <sub>B</sub> : 36.0%	
		001010 <sub>B</sub> : 14.0%	100100 <sub>B</sub> : 24.4%	001010 <sub>B</sub> : 26.0%	100100 <sub>B</sub> : 36.4%	
		001011 <sub>B</sub> : 14.4%	100101 <sub>B</sub> : 24.8%	001011 <sub>B</sub> : 26.4%	100101 <sub>B</sub> : 36.8%	
		001100 <sub>B</sub> : 14.8%	100110 <sub>B</sub> : 25.2%	001100 <sub>B</sub> : 26.8%	100110 <sub>B</sub> : 37.2%	
		001101 <sub>B</sub> : 15.2%	100111 <sub>B</sub> : 25.6%	001101 <sub>B</sub> : 27.2% (Default)	100111 <sub>B</sub> : 37.6%	
		001110 <sub>B</sub> : 15.6%	101000 <sub>B</sub> : 26.0%	001110 <sub>B</sub> : 27.6%	101000 <sub>B</sub> : 38.0%	
		001111 <sub>B</sub> : 16.0%	101001 <sub>B</sub> : 26.4%	001111 <sub>B</sub> : 28.0%	101001 <sub>B</sub> : 38.4%	
		010000 <sub>B</sub> : 16.4%	101010 <sub>B</sub> : 26.8%	010000 <sub>B</sub> : 28.4%	101010 <sub>B</sub> : 38.8%	
		010001 <sub>B</sub> : 16.8%	101011 <sub>B</sub> : 27.2%	010001 <sub>B</sub> : 28.8%	101011 <sub>B</sub> : 39.2%	
		010010 <sub>B</sub> : 17.2%	101100 <sub>B</sub> : 27.6%	010010 <sub>B</sub> : 29.2%	101100 <sub>B</sub> : 39.6%	
		010011 <sub>B</sub> : 17.6%	101101 <sub>B</sub> : 28.0%	010011 <sub>B</sub> : 29.6%	101101 <sub>B</sub> : 40.0%	
		010100 <sub>B</sub> : 18.0%	101110 <sub>B</sub> : 28.4%	010100 <sub>B</sub> : 30.0%	101110 <sub>B</sub> : 40.4%	
		010101 <sub>B</sub> : 18.4%	101111 <sub>B</sub> : 28.8%	010101 <sub>B</sub> : 30.4%	101111 <sub>B</sub> : 40.8%	
		010110 <sub>B</sub> : 18.8%	110000 <sub>B</sub> : 29.2%	010110 <sub>B</sub> : 30.8%	110000 <sub>B</sub> : 41.2%	
		010111 <sub>B</sub> : 19.2%	110001 <sub>B</sub> : 29.6%	010111 <sub>B</sub> : 31.2%	110001 <sub>B</sub> : 41.6%	
011000 <sub>B</sub> : 19.6%	110010 <sub>B</sub> : 30.0%	011000 <sub>B</sub> : 31.6%	110010 <sub>B</sub> : 42.0%			
011001 <sub>B</sub> : 20.0%	All Others: Reserved	011001 <sub>B</sub> : 32.0%	All Others: Reserved			

**Notes:**

1. These values may be used for MR14 OP[5:0] to set the V<sub>REF</sub>(DQ) levels in the LPDDR4-SDRAM.
2. The range may be selected in the MR14 register by setting OP[6] appropriately.
3. The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high frequency setting which may use different terminations values.

**MR15 Register Information (MA[5:0] = 0F<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Lower-Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Notes
Lower-Byte Invert for DQ Calibration	Write-only	OP[7:0]	<p>The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane:</p> <p>0B: Do not invert            1B: Invert the DQ Calibration patterns in MR32 and MR40            Default value for OP[7:0]=55<sub>H</sub></p>	1,2,3

**Notes:**

1. This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101<sub>B</sub>, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted.
2. DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40.
3. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

**Table 17 - MR15 Invert Register Pin Mapping**

PIN	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

**MR16 Register Information (MA[5:0] = 10<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PASR Bank Mask							

Function	Register Type	Operand	Data	Notes
Bank[7:0] Mask	Write-only	OP[7:0]	0B: Bank Refresh enabled (default) : Unmasked 1B: Bank Refresh disabled : Masked	1

OP[n]	Bank Mask	8-Bank SDRAM
0	xxxxxxx1	Bank 0
1	xxxxxx1x	Bank 1
2	xxxxx1xx	Bank 2
3	xxx1xxx	Bank 3
4	xxx1xxxx	Bank 4
5	xx1xxxxx	Bank 5
6	x1xxxxxx	Bank 6
7	1xxxxxxx	Bank 7

**Notes:**

1. When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.
2. PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking in dual channel devices.

**MR17 Register Information (MA[5:0] = 11<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PASR Segment Mask							

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	<b>0B: Segment Refresh enabled (default)</b> <b>1B: Segment Refresh disabled</b>	

Segment	OP[n]	Segment Mask	2Gb per channel	3Gb per channel	4Gb per channel	6Gb per channel	8Gb per channel	12Gb per channel	16Gb per channel
			R13:R11	R14:R12	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14
0	0	xxxxxx1	000B						
1	1	xxxxx1x	001B						
2	2	xxxx1xx	010B						
3	3	xxx1xxx	011B						
4	4	xx1xxxx	100B						
5	5	xx1xxxx	101B						
6	6	x1xxxxx	110B	Not	110B	Not	110B	Not	110B
7	7	1xxxxxx	111B	Allowed	111B	Allowed	111B	Allowed	111B

**Notes:**

- This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
- PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual channel devices.  
For 3Gb, 6Gb, and 12Gb per channel densities, OP[7:6] must always be LOW (=00B).

**MR18 Register Information (MA[5:0] = 12<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS Oscillator Count - LSB							

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0 - 255 LSB DRAM DQS Oscillator Count	1,2,3

**Notes:**

- MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.



**MR19 Register Information (MA[5:0] = 13<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS Oscillator Count - MSB							

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 MSB DRAM DQS Oscillator Count	1,2,3

**Notes:**

1. MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
3. A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

**MR20 Register Information (MA[5:0] = 14<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Upper-Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Notes
Upper-Byte Invert for DQ Calibration	Write-only	OP[7:0]	<p>The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane:</p> <p>0<sub>B</sub>: Do not invert            1<sub>B</sub>: Invert the DQ Calibration patterns in MR32 and MR40            Default value for OP[7:0] = 55<sub>H</sub></p>	1,2

**Notes:**

1. This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101<sub>B</sub>, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.
2. DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.
3. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

**Table 18 - MR20 Invert Register Pin Mapping**

PIN	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

**MR22 Register Information (MA[5:0] = 16<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ODTD for x8_2ch(Byte) mode		ODTD-CA	ODTE-CS	ODTE-CK	SOC ODT		

Function	Register Type	Operand	Data	Notes
SoC ODT (Controller ODT Value for VOH calibration)	Write-only	OP[2:0]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3
ODTE-CK (CK ODT enabled for non-terminating rank)		OP[3]	0 <sub>B</sub> : ODT-CK Over-ride Disabled (Default) 1 <sub>B</sub> : ODT-CK Over-ride Enabled	2,3,4,6,8
ODTE-CS (CS ODT enable for non-terminating rank)		OP[4]	0 <sub>B</sub> : ODT-CS Over-ride Disabled (Default) 1 <sub>B</sub> : ODT-CS Over-ride Enabled	2,3,5,6,8
ODTD-CA (CA ODT termination disable)		OP[5]	0 <sub>B</sub> : ODT-CA Obeys ODT_CA bond pad (default) 1 <sub>B</sub> : ODT-CA Disabled	2,3,6,7,8
ODTD for x8_2ch(Byte) mode		OP[7:6]	See x8_2ch (Byte) mode addendum	

**Notes:**

- All values are "typical".
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- When OP[3]=1, then the CK signals will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT\_CA bond pad. This overrides the ODT\_CA bond pad for configurations where CA is shared by two or more DRAMs but CK is not, allowing CK to terminate on all DRAMs.
- When OP[4]=1, then the CS signal will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT\_CA bond pad. This overrides the ODT\_CA bond pad for configurations where CA is shared by two or more DRAMs but CS is not, allowing CS to terminate on all DRAMs.
- For system configurations where the CK, CS, and CA signals are shared between packages, the package design should provide for the ODT\_CA ball to be bonded on the system board outside of the memory package. This provides the necessary control of the ODT function for all die with shared Command Bussignals.
- When OP[5]=0, CA[5:0] will terminate when the ODT\_CA bond pad is HIGH and MR11-OP[6:4] is VALID, and disables termination when ODT\_CA is LOW or MR11-OP[6:4] is disabled. When OP[5]=1, termination for CA[5:0] is disabled, regardless of the state of the ODT\_CA bond pad or MR11-OP[6:4].
- To ensure proper operation in a multi-rank configuration, when CA, CK or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including Active Self Refresh, Self Refresh Power-down, Active Power-down and Precharge Power-down.

**MR23 Register Information (MA[5:0] = 17<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS interval timer run time setting							

Function	Register Type	Operand	Data	Notes
DQS interval timer run time	Write-only	OP[7:0]	00000000 <sub>B</sub> : DQS interval timer stop via MPC Command (Default) 00000001 <sub>B</sub> : DQS timer stops automatically at 16 <sup>th</sup> clocks after timer start 00000010 <sub>B</sub> : DQS timer stops automatically at 32 <sup>nd</sup> clocks after timer start 00000011 <sub>B</sub> : DQS timer stops automatically at 48 <sup>th</sup> clocks after timer start 00000100 <sub>B</sub> : DQS timer stops automatically at 64 <sup>th</sup> clocks after timer start .....Thru ..... 00111111 <sub>B</sub> : DQS timer stops automatically at (63X16) <sup>th</sup> clocks after timer start 01XXXXXX <sub>B</sub> : DQS timer stops automatically at 2048 <sup>th</sup> clocks after timer start 10XXXXXX <sub>B</sub> : DQS timer stops automatically at 4096 <sup>th</sup> clocks after timer start 11XXXXXX <sub>B</sub> : DQS timer stops automatically at 8192 <sup>nd</sup> clocks after timer start	1, 2

**Notes:**

- MPC command with OP[6:0]=1001101<sub>B</sub> (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 00000000<sub>B</sub>.
- MPC command with OP[6:0]=1001101<sub>B</sub> (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].

**MR24 Register Information (MA[5:0] = 18<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TRR Mode	TRR Mode BAn			Unlimited	MAC Value		

Function	Register Type	Operand	Data	Notes
MAC Value	Read-only	OP[2:0]	000 <sub>B</sub> : Unknown when bit OP3=0 (Note 1) Unlimited when bit OP3=1 (Note 2) 001 <sub>B</sub> : 700K 010 <sub>B</sub> : 600K 011 <sub>B</sub> : 500K 100 <sub>B</sub> : 400K 101 <sub>B</sub> : 300K 110 <sub>B</sub> : 200K 111 <sub>B</sub> : Reserved	
Unlimited MAC		OP[3]	0 <sub>B</sub> : OP[2:0] define MAC value 1 <sub>B</sub> : Unlimited MAC value (Note 2, Note 3)	
TRR Mode BAn	Write-only	OP[6:4]	000 <sub>B</sub> : Bank 0 001 <sub>B</sub> : Bank 1 010 <sub>B</sub> : Bank 2 011 <sub>B</sub> : Bank 3 100 <sub>B</sub> : Bank 4 101 <sub>B</sub> : Bank 5 110 <sub>B</sub> : Bank 6 111 <sub>B</sub> : Bank 7	
TRR Mode		OP[7]	0 <sub>B</sub> : Disabled (default) 1 <sub>B</sub> : Enabled	

**Notes:**

1. Unknown means that the device is not tested for tMAC and pass/fail value in unknown.
2. There is no restriction to number of activates.
3. MR24 OP [2:0] is set to zero.

**MR25 Register Information (MA[5:0] = 19<sub>H</sub>)**

Mode Register 25 contains one bit of readout per bank indicating that at least one resource is available for Post Package Repair programming.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Bank7	Bank6	Bank5	Bank4	Bank3	Bank2	Bank1	Bank0

Function	Register Type	Operand	Data	Notes
PPR Resource	Read-only	OP[7:0]	0 <sub>B</sub> : PPR Resource is not available 1 <sub>B</sub> : PPR Resource is available	

**MR30 Register Information (MA[5:0] = 1E<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Valid 0 or 1							

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

**Notes:**

1. This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

**MR32 Register Information (MA[5:0] = 20H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
D Calibration Pattern "A" (default = 5AH)							

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	XB: An MPC command with OP[6:0]= 1000011B causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5AH" is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	



**MR33 Register Information (MA[5:0] = 21<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ECCON	ERRON	CLR ECC	RFU			ECC 2err	ECC Event

Function	Register Type	Operand	Data
ECCON	READ/WRITE	OP[7]	0: ECC function off 1: ECC function on(default)
ERRON		OP[6]	0: ECC ERR info output through ECC pad function off(default) 1: ECC ERR info output through ECC pad function on
CLR ECC	WRITE only	OP[5]	0: ECC Event Record Clear off(default) 1: ECC Event Record Clear on
ECC 2err	READ only	OP[1]	0: No 2bit err 1: 2bit err detect
ECC Event		OP[0]	0: No ECC event 1: ECC Event detect

Bit "ERRON"(op6) is valid only if bit "ECCON"(bit7) is valid first.

Bit "CLR ECC"(op5) is self clean and will clear both "ECC 2err"(op1) and "ECC Event"(op0) if it is write with "1".

Bit "ECC 2err" and "ECC Event" will keep error status valid once set by ECC err information until "CLR ECC" bit sent.

**MR34 Register Information (MA[5:0] = 22<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ECC event Number							

Function	Register Type	Operand	Data
ECC event Number	READ only	OP[7:0]	00000000B: No ECC event detect 00000001B: 1 time ECC event detect 00000010B: 2 times ECC event detect 00000011B: 3 times ECC event detect . . . 11111111B: 255 times ECC event detect

The ecc event number will hold max value (0xFF) if it is overflow. And it can also be cleared by MR33 bit "CLR ECC".

**MR39 Register Information (MA[5:0] = 27<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Valid 0 or 1							

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

**Notes:**

1. This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

**MR40 Register Information (MA[5:0] = 28<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
D Calibration Pattern "B" (default = 3C <sub>H</sub> )							

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write only	OP[7:0]	X <sub>B</sub> : A default pattern "3C <sub>H</sub> " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. See MR32 for more information.	1,2,3

**Notes:**

1. The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27<sub>H</sub>, then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111<sub>B</sub>.
2. MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.
3. The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3-OP[6].
4. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

## 1.9 Refresh Requirement

Between SRX command and SRE command, at least one extra refresh command is required. After the DRAM Self Refresh Exit command, in addition to the normal Refresh command at tREFI interval, the LPDDR4 DRAM requires minimum of one extra Refresh command prior to Self Refresh Entry command.

**Table 19 - Refresh Requirement Parameters per die for Dual Channel SDRAM devices**

Refresh Requirements	Symbol	2Gb	2Gb	4Gb	4Gb	8Gb	Units	Notes		
Density per Channel		1Gb	2Gb		4Gb					
Number of banks per channel		8								
Refresh Window (tREFW) (TCASE ≤ 85°C)	tREFW	32						ms		
Refresh Window (tREFW) (1/2 Rate Refresh)	tREFW	16						ms		
Refresh Window (tREFW) (1/4 Rate Refresh)	tREFW	8						ms		
Required Number of REFRESH Commands in a tREFW window	R	8192						-		
Average Refresh Interval	REFAB	tREFI	3.904						us	
	REFPB	tREFIpb	488						ns	
Refresh Cycle Time (All Banks)	tRFCab	130			180			ns		
Refresh Cycle Time (Per Bank)	tRFCpb	60			90			ns		

NOTE1 Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.

NOTE2 Self refresh abort feature is available for higher density devices starting with 12 Gb device and tXSR<sub>abort</sub>(min) is defined as tRFCpb + 17.5ns.

## 2 Operating Conditions and Interface Specification

### 2.1 Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 20 - Absolute Maximum DC Ratings**

Parameter	Symbol	Min	Max	Units	Notes
V <sub>DD1</sub> supply voltage relative to V <sub>ss</sub>	V <sub>DD1</sub>	-0.4	2.1	V	1
V <sub>DD2</sub> supply voltage relative to V <sub>ss</sub>	V <sub>DD2</sub>	-0.4	1.5	V	1
V <sub>DDQ</sub> supply voltage relative to V <sub>SSQ</sub>	V <sub>DDQ</sub>	-0.4	1.5	V	1
Voltage on any ball except V <sub>DD1</sub> relative to V <sub>ss</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.4	1.5	V	
Storage Temperature	TSTG	-55	125	°C	2

**Notes:**

1. See "Power-Ramp" for relationships between power supplies.
2. Storage Temperature is the case surface temperature on the center/top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.

## 2.2 AC and DC Operating Conditions

**Table 21 - Recommended DC Operating Conditions**

DRAM	Symbol	Min	Typ	Max	Unit	Notes
Core 1 Power	V <sub>DD1</sub>	1.70	1.80	1.95	V	1,2
Core 2 Power/Input Buffer Power	V <sub>DD2</sub>	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	V <sub>DDQ</sub>	1.06	1.10	1.17	V	2,3

**Notes:**

- V<sub>DD1</sub> uses significantly less current than V<sub>DD2</sub>.
- The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- VdIVW and TdIVW limits described elsewhere in this document apply for voltage noise on supply voltages of up to 45 mV (peak-to-peak) from DC to 20MHz.

**Table 22 - Input Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	I <sub>L</sub>	-4	4	uA	1,2

**Notes:**

- For CK<sub>t</sub>, CK<sub>c</sub>, CKE, CS, CA, ODT<sub>CA</sub> and RESET<sub>n</sub>. Any input 0V ≤ VIN ≤ V<sub>DD2</sub> (All other pins not under test = 0V).
- CA ODT is disabled for CK<sub>t</sub>, CK<sub>c</sub>, CS, and CA.

**Table 23 - Input/Output Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/Output Leakage current	I <sub>OZ</sub>	-5	5	uA	1,2

**Notes:**

- For DQ, DQS<sub>t</sub>, DQS<sub>c</sub> and DM I. Any I/O 0V ≤ VOUT ≤ V<sub>DDQ</sub>.
- I/Os status are disabled: High Impedance and ODT Off.

**Table 24 - Operating Temperature Range**

Parameter/Condition	Symbol	Min	Max	Unit
Standard	T <sub>OPER</sub>	-40	85	°C
Elevated		85	105	°C

**Notes:**

- Operating Temperature is the case surface temperature on the center-top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.
- Some applications require operation of LPDDR4 in the maximum temperature conditions in the Elevated Temperature Range between 85 °C and 105 °C case temperature. For LPDDR4 devices, de-rating may be necessary to operate in this range. See MR4.
- Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the T<sub>OPER</sub> rating that applies for the Standard or Elevated Temperature Ranges. For example, T<sub>CASE</sub> may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

## 2.3 Interface Capacitance

**Table 25 - Input/output capacitance**

Parameter	Symbol		LPDDR4 1600-3200	Units	Notes
Input capacitance, CK_t and CK_c	CCK	Min	0.5	pF	1,2
		Max	0.9		
Input capacitance delta, CK_t and CK_c	CDCK	Min	0.0	pF	1,2,3
		Max	0.09		
Input capacitance, All other input-only pins	CI	Min	0.5	pF	1,2,4
		Max	0.9		
Input capacitance delta, All other input-only pins	CDI	Min	-0.1	pF	1,2,5
		Max	0.1		
Input/output capacitance, DQ, DMI, DQS_t, DQS_c	CIO	Min	0.7	pF	1,2,6
		Max	1.3		
Input/output capacitance delta, DQS_t, DQS_c	CDDQS	Min	0.0	pF	1,2,7
		Max	0.1		
Input/output capacitance delta, DQ, DMI	CDIO	Min	-0.1	pF	1,2,8
		Max	0.1		
Input/output capacitance, ZQ pin	CZQ	Min	0.0	pF	1,2
		Max	5.0		

**Notes:**

1. This parameter applies to die device only (does not include package capacitance).
2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with  $V_{DD1}$ ,  $V_{DD2}$ ,  $V_{DDQ}$ ,  $V_{SS}$ ,  $V_{SSQ}$  applied and all other pins floating.
3. Absolute value of CCK\_t, CCK\_c.
4. CI applies to CS\_n, CKE, CA0~CA5.
5.  $CDI = CI - 0.5 * (CCK_t + CCK_c)$
6. DMI loading matches DQ and DQS.
7. Absolute value of CDQS\_t and CDQS\_c.
8.  $CDIO = CIO - 0.5 * (CDQS_t + CDQS_c)$  in byte-lane.



## 3 Speed Bins, AC Timing and IDD

### 3.1 Speed Bins

**Table 26 - Read and Write Latencies**

Read Latency		Write Latency		nWR	nRTP	Lower Clock Frequency Limit [MHz] (>)	Upper Clock Frequency Limit [MHz] (≤)	Notes
No DBI	w/DBI	Set A	Set B					
6	6	4	4	6	8	10	266	1,2,3,4 ,5,6
10	12	6	8	10	8	266	533	
14	16	8	2	16	8	533	800	
20	22	10	18	20	8	800	1066	
24	28	12	22	24	10	1066	1333	
28	32	14	26	30	12	1333	1600	

**Notes:**

- The LPDDR4 SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
- DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency.
- Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used. When MR2 OP[6]=1, then Write Latency Set "B" should be used.
- The programmed value of nWR is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Pre-charge). It is determined by  $RU(tWR/tCK)$ .
- The programmed value of nRTP is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto Pre-charge). It is determined by  $RU(tRTP/tCK)$ .
- nRTP shown in this Table 26 is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.

The ODT Mode is enabled if MR11 OP[3:0] are non-zero. In this case, the value of RTT is determined by the settings of those bits.

The ODT Mode is disabled if MR11 OP[3] = 0.

**Table 27 - ODTLon and ODTLoff Latency**

ODTLon Latency <sup>1</sup>		ODTLoff Latency <sup>2</sup>		Lower Clock Frequency Limit [MHz] (>)	Upper Clock Frequency Limit [MHz] (≤)
tWPRE = 2tCK		WL Set "A"	WL Set "B"		
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	6	N/A	22	533	800
4	12	20	28	800	1066
4	14	22	32	1066	1333
6	18	24	36	1333	1600

**Notes:**

- ODTLon is referenced from CAS-2 command.
- ODTLoff as shown in table assumes BL=16. For BL32, 8 tCK should be added.

The ODT Mode for non-target DRAM ODT control is enabled if MR11 OP[7,3] is set to a non-zero value.

The ODT Mode for non-target DRAM is disabled if MR11 OP[7,3] = 00B.

**Table 28 - ODTLon\_rd and ODTLoff\_rd Latency Values (MR0 [OP1=0] Normal Latency Support)**

ODTLon_rd Latency		ODTLoff_rd Latency <sup>1,2</sup>		Lower Clock Frequency Limit[Mhz] (>)	Upper Clock Frequency Limit[Mhz] (≤)
No DBI	w/DBI	No DBI	w/ DBI		
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	N/A	N/A	N/A	533	800
14	16	32	34	800	1066
18	22	36	40	1066	1333
22	26	42	46	1333	1600

**Notes:**

1. ODTLoff\_rd assumes BL=16, For BL32, 8tCK should be added.
2. ODTLoff\_rd assumes a fixed tRPST of 1.5tCK

## 3.2 AC Timing

**Table 29 - Clock AC Timing**

Parameter	Symbol	LPDDR4-1600		LPDDR4-2400		LPDDR4-3200		Units	Notes
		Min	Max	Min	Max	Min	Max		
<b>Clock Timing</b>									
Average clock period	tCK(avg)	1.25	100	0.833	100	0.625	100	ns	
Average High pulse width	tCH(avg)	0.46	0.54	0.46	0.54	0.46	0.54	tCK(avg)	
Average Low pulse width	tCL(avg)	0.46	0.54	0.46	0.54	0.46	0.54	tCK(avg)	
Absolute clock period	tCK(abs)	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	ns	
Absolute High clock pulse width	tCH(abs)	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Absolute Low clock pulse width	tCL(abs)	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Clock period jitter	tJIT(per)	-70	70	-50	50	-40	40	ps	
Maximum Clock Jitter between consecutive cycles	tJIT(cc)	-	140	-	100	-	80	ps	

**Table 30 - Core AC Timing**

Parameter	Symbol	Min/ Max	Data Rate			Unit	Notes
			1600	2400	3200		
<b>Core Parameters</b>			<b>1600</b>	<b>2400</b>	<b>3200</b>		
ACTIVATE-to-ACTIVATE command period (same bank)	tRC	MIN	tRAS + tRPab (with all bank precharge) tRAS + tRPpb (with per bank precharge)			ns	
Minimum Self Refresh Time (Entry to Exit)	tSR	MIN	max(15ns, 3nCK)			ns	
Self Refresh exit to next valid command delay	tXSR	MIN	max(tRFCab + 7.5ns, 2nCK)			ns	
Exit Power-Down to next valid command delay	tXP	MIN	max(7.5ns, 5nCK)			ns	
CAS-to-CAS delay	tCCD	MIN	8			tCK(avg)	
Internal READ to PRECHARGE command delay	tRTP	MIN	max(7.5ns, 8nCK)			ns	
RAS-to-CAS delay	tRCD	MIN	max(18ns, 4nCK)			ns	
Row precharge time (single bank)	tRPpb	MIN	max(18ns, 4nCK)			ns	
Row precharge time (all banks)	tRPab	MIN	max(21ns, 4nCK)			ns	
Row active time	tRAS	MIN	max(42ns, 3nCK)			ns	
		MAX	Min(9 * tREFI * Refresh Rate, 70.2) us (Refresh Rate is specified by MR4, OP[2:0])			-	
WRITE recovery time	tWR	MIN	max(18ns, 6nCK)			ns	
WRITE-to-READ delay	tWTR	MIN	max(10ns, 8nCK)			ns	
Active bank-A to active bank-B	tRRD	MIN	max(10ns, 4nCK)			ns	
Precharge to Precharge Delay	tPPD	MIN	4			tCK	1, 2
Four-bank ACTIVATE window	tFAW	MIN	40			ns	

**Notes:**

1. Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
2. The value is based on BL16. For BL32 need additional 8 tCK(avg) delay.

**Table 31 - Read output timings (Unit UI = tCK(avg)min/2)**

Parameter	Symbol	LPDDR4-1600		LPDDR4-2400		LPDDR4-3200		Units	Notes
		Min	Max	Min	Max	Min	Max		
<b>Data Timing</b>									
DQS <sub>t</sub> , DQS <sub>c</sub> to DQ Skew total, per group, per access (DBI-Disabled)	tDQSQ	-	0.18	-	0.18	-	0.18	UI	
DQ output hold time total from DQS <sub>t</sub> , DQS <sub>c</sub> (DBI-Disabled)	tQH	min(tQSH, tQSL)	-	min(tQSH, tQSL)	-	min(tQSH, tQSL)	-	UI	
DQ output window time total, per pin (DBI-Disabled)	tQW <sub>total</sub>	0.75	-	0.73	-	0.7	-	UI	3
DQ output window time deterministic, per pin (DBI-Disabled)	tQW <sub>dj</sub>	tbd	-	tbd	-	tbd	-	UI	2,3
DQS <sub>t</sub> , DQS <sub>c</sub> to DQ Skew total, per group, per access (DBI-Enabled)	tDQSQ <sub>DBI</sub>	-	0.18	-	0.18	-	0.18	UI	
DQ output hold time total from DQS <sub>t</sub> , DQS <sub>c</sub> (DBI-Enabled)	tQH <sub>DBI</sub>	min(tQSH <sub>DBI</sub> , tQSL <sub>DBI</sub> )	-	min(tQSH <sub>DBI</sub> , tQSL <sub>DBI</sub> )	-	min(tQSH <sub>DBI</sub> , tQSL <sub>DBI</sub> )	-	UI	
DQ output window time total, per pin (DBI-Enabled)	tQW <sub>total</sub> <sub>DBI</sub>	0.75	-	0.73	-	0.70	-	UI	3
<b>Data Strobe Timing</b>									
DQS, DQS# differential output low time (DBI-Disabled)	tQSL	tCL(abs) -0.05	-	tCL(abs) -0.05	-	tCL(abs) -0.05	-	tCK(av g)	3,4
DQS, DQS# differential output high time (DBI-Disabled)	tQSH	tCH(abs) -0.05	-	tCH(abs) -0.05	-	tCH(abs) -0.05	-	tCK(av g)	3,5
DQS, DQS# differential output low time (DBI-Enabled)	tQSL <sub>DBI</sub>	tCL(abs) -0.045	-	tCL(abs) -0.045	-	tCL(abs) -0.045	-	tCK(av g)	4,6
DQS, DQS# differential output high time (DBI-Enabled)	tQSH <sub>DBI</sub>	tCH(abs) -0.045	-	tCH(abs) -0.045	-	tCH(abs) -0.045	-	tCK(av g)	5,6

**Notes:**

1. The deterministic component of the total timing. Measurement method tbd.
2. This parameter will be characterized and guaranteed by design.
3. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.
4. tQSL describes the instantaneous differential output low pulse width on DQS<sub>t</sub> - DQS<sub>c</sub>, as it measured the next rising edge from an arbitrary falling edge.
5. tQSH describes the instantaneous differential output high pulse width on DQS<sub>t</sub> - DQS<sub>c</sub>, as it measured the next rising edge from an arbitrary falling edge.
6. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

**Table 32 - Read AC Timing**

Parameter	Symbol	Min/Max	Data Rate			Unit	Notes
			1600	2400	3200		
<b>Read Timing</b>							
READ preamble	tRPRE	Min	1.8			tCK(avg)	
0.5 tCK READ postamble	tRPST	Min	0.4			tCK(avg)	
1.5 tCK READ postamble	tRPST	Min	1.4			tCK(avg)	
DQ low-impedance time from CK_t, CK_c	tLZ(DQ)	Min	$(RL \times tCK) + tDQSCK(\text{Min}) - 200\text{ps}$			ps	
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	Max	$(RL \times tCK) + tDQSCK(\text{Max}) + tDQSQ(\text{Max}) + (BL/2 \times tCK) - 100\text{ps}$			ps	
DQS_c low-impedance time from CK_t, CK_c	tLZ(DQS)	Min	$(RL \times tCK) + tDQSCK(\text{Min}) - (tRPRE(\text{Max}) \times tCK) - 200\text{ps}$			ps	
DQS_c high impedance time from CK_t, CK_c	tHZ(DQS)	Max	$(RL \times tCK) + tDQSCK(\text{Max}) + (BL/2 \times tCK) + (RPST(\text{Max}) \times tCK) \cdot 100\text{ps}$			ps	
DQS-DQ skew	tDQSQ	Max	0.18			UI	

**Table 33 - tDQSCK Timing**

Parameter	Symbol	Min	Max	Unit	Notes
DQS Output Access Time from CK_t/CK_c	tDQSCK	1.5	3.5	ns	1
DQS Output Access Time from CK_t/CK_c - Temperature Variation	tDQSCK_temp	-	4	ps/°C	2
DQS Output Access Time from CK_t/CK_c - Voltage Variation	tDQSCK_volt	-	7	ps/mV	3
CK to DQS Rank to Rank variation	tDQSCK_rank2rank	-	1.0	ns	4,5

**Notes:**

- Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.
- tDQSCK\_temp max delay variation as a function of Temperature.
- tDQSCK\_volt max delay variation as a function of DC voltage variation for V<sub>DDQ</sub> and V<sub>DD2</sub>. tDQSCK\_volt should be used to calculate timing variation due to V<sub>DDQ</sub> and V<sub>DD2</sub> noise < 20 MHz. Host controller do not need to account for any variation due to V<sub>DDQ</sub> and V<sub>DD2</sub> noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the  $\text{Max}\{\text{abs}\{tDQSCK_{\text{min}}@V1 - tDQSCK_{\text{max}}@V2\}, \text{abs}\{tDQSCK_{\text{max}}@V1 - tDQSCK_{\text{min}}@V2\}\} / \text{abs}\{V1 - V2\}$ . For tester measurement V<sub>DDQ</sub> = V<sub>DD2</sub> is assumed.
- The same voltage and temperature are applied to tDQS2CK\_rank2rank.
- tDQSCK\_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

**Table 34 - DRAM DQs In Receive Mode (UI = tCK(avg)min/2)**

Symbol	Parameter	LPDDR4-1600		LPDDR4-2400		LPDDR4-3200		Unit	Notes
		min	max	min	max	min	max		
VdIVW_total	Rx Mask voltage - p-p total	-	140	-	140	-	140	mV	1,2,3,4
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	-	0.22	-	0.22	-	0.25	UI	1,2,4
TdIVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	-	TBD	-	TBD	-	TBD	UI	1,2,4,12
VIHL_AC	DQ AC input pulse amplitude pk-pk	180	-	180	-	180	-	mV	5,13
TdIPW DQ	Input pulse width (At Vcent_DQ)	0.45		0.45		0.45		UI	6
tDQS2DQ	DQ to DQS offset	200	800	200	800	200	800	ps	7
tDQ2DQ	DQ to DQ offset	-	30	-	30	-	30	ps	8
tDQS2DQ_temp	DQ to DQS offset temperature variation	-	0.6	-	0.6	-	0.6	ps/°C	9
tDQS2DQ_volt	DQ to DQS offset voltage variation	-	33	-	33	-	33	ps/50 mV	10
SRIN_dIVW	Input Slew Rate over VdIVWtotal	1	7	1	7	1	7	V/ns	11
tDQS2DQ_rank2rank	DQ to DQS offset rank to rank variation	-	200	-	200	-	200	ps	14,15

**Notes:**

- Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20 MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
- The design specification is a BER <TBD. The BER will be characterized and extrapolated if necessary using a dual dirac method.
- Rx mask voltage VdIVW total(max) must be centered around Vcent\_DQ(pin\_mid).
- Vcent\_DQ must be within the adjustment range of the DQ internal Vref.
- DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent\_DQ(pin\_mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_DQ.
- DQ only minimum input pulse width defined at the Vcent\_DQ(pin\_mid).
- DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
- DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
- TDQS2DQ max delay variation as a function of temperature.
- TDQS2DQ max delay variation as a function of the DC voltage variation for V<sub>DDQ</sub> and V<sub>DD2</sub>. It includes the V<sub>DDQ</sub> and V<sub>DD2</sub> AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. For tester measurement V<sub>DDQ</sub> = V<sub>DD2</sub> is assumed.
- Input slew rate over VdIVW Mask centered at Vcent\_DQ(pin\_mid).
- Rx mask defined for a one pin toggling with other DQ signals in a steady state.
- VIHL\_AC does not have to be met when no transitions are occurring.
- The same voltage and temperature are applied to tDQS2DQ\_rank2rank.
- tDQS2DQ\_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

**Table 35 - Write AC Timing**

Parameter	Symbol	Min/Max	Data Rate			Unit	Notes
			1600	2400	3200		
<b>Write Timing</b>							
Write command to 1st DQS latching	tDQSS	Min	0.75			tCK(avg)	
		Max	1.25				
DQS input high-level	tDQSH	Min	0.4			tCK(avg)	
DQS input low-level width	tDQSL	Min	0.4			tCK(avg)	
DQS falling edge to CK setup time	tDSS	Min	0.2			tCK(avg)	
DQS falling edge hold time from CK	tDSH	Min	0.2			tCK(avg)	
Write preamble	tWPRE	Min	1.8			tCK(avg)	
0.5 tCK Write postamble	tWPST	Min	0.4			tCK(avg)	1
1.5 tCK Write postamble	tWPST	Min	1.4			tCK(avg)	1

**Notes:**

- The length of Write Postamble depends on MR3 OP1 setting.



**Table 36 - Power-Down AC Timing**

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
Power Down Timing					
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	Min	Max(7.5ns, 4nCK)	-	
Delay from valid command to CKE input LOW	tCMDCKE	Min	Max(1.75ns, 3nCK)	ns	1
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input Low	tCSCKE	Min	1.75	ns	
Valid CS Requirement after CKE Input low	tCKELCS	Min	Max(5ns, 5nCK)	ns	
Valid Clock Requirement before CKE Input High	tCKCKEH	Min	Max(1.75ns, 3nCK)	ns	1
Exit power- down to next valid command delay	tXP	Min	Max(7.5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input High	tCSCKEH	Min	1.75	ns	
Valid CS Requirement after CKE Input High	tCKEHCS	Min	Max(7.5ns, 5nCK)	ns	
Valid Clock and CS Requirement after CKE Input low after MRW Command	tMRWCKEL	Min	Max(14ns, 10nCK)	ns	1
Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command	tZQCKE	Min	Max(1.75ns, 3nCK)	ns	1

**Notes:**

1. Delay time has to satisfy both analog time(ns) and clock count(nCK).

**Table 37 - Command Address Input Parameters (UI = tCK(avg)min/2)**

Symbol	Parameter	LPDDR4-1600		LPDDR4-3200		Unit	Notes
		min	max	min	max		
VclVW	Rx Mask voltage - p-p	-	175	-	155	mV	1,2,3
TclVW	Rx timing window	-	0.3	-	0.3	UI	1,2,3
VIHL_AC	CA AC input pulse amplitude pk-pk	210	-	190	-	mV	4,7
TclPW	CA input pulse width	0.55		0.6		UI	5
SRIN_cIVW	Input Slew Rate over VclVW	1	7	1	7	V/ns	6

**Notes:**

1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
2. Rx mask voltage VclVW total(max) must be centered around Vcent\_CA(pin mid).
3. Vcent\_CA must be within the adjustment range of the CA internal Vref.
4. CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent\_CA(pin mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_CA.
5. CA only minimum input pulse width defined at the Vcent\_CA(pin mid).
6. Input slew rate over VclVW Mask centered at Vcent\_CA(pin mid).
7. VIHL\_AC does not have to be met when no transitions are occurring.

**Table 38 - Mode Register Read/Write AC timing**

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
Mode Register Read/Write Timing					
Additional time after tXP has expired until MRR command may be issued	tMRRl	Min	tRCD + 3nCK	-	
MODE REGISTER READ command period	tMRR	Min	8	nCK	
MODE REGISTER WRITE command period	tMRW	Min	MAX(10ns, 10nCK)	-	
Mode register set command delay	tMRD	Min	max(14ns, 10nCK)	-	

**Table 39 - Asynchronous ODT Turn On and Turn Off Timing**

Parameter	800-2133 tCK	Unit	Notes
tODTon, min	1.5	ns	
tODTon, max	3.5	ns	
tODToff, min	1.5	ns	
tODToff, max	3.5	ns	

**Table 40 - Self-Refresh Timing Parameters**

Parameter	Symbol	Min/ Max	Data Rate	Unit	Note
Self Refresh Timing					
Delay from SRE command to CKE Input low	tESCKE	Min	Max(1.75ns, 3tCK)	ns	1
Minimum Self Refresh Time	tSR	Min	Max(15ns, 3tCK)	ns	1
Exit Self Refresh to Valid commands	tXSR	Min	Max(tRFCab + 7.5ns, 2tCK)	ns	1,2

**Notes:**

1. Delay time has to satisfy both analog time(ns) and clock count(tCK). It means that tESCKE will not expire until CK has toggled through at least 3 full cycles (3 \*tCK) and 1.75ns has transpired.
2. MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.

**Table 41 - Command Bus Training AC Timing**

Parameter	Symbol	Min/ Max	Data Rate			Unit	Notes
			1600	2400	3200		
Command Bus Training Timing							
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 5nCK)			-	
Data Setup for VREF Training Mode	tDStrain	Min	2			ns	
Data Hold for VREF Training Mode	tDHtrain	Min	2			ns	
Asynchronous Data Read	tADR	Max	20			ns	
CA Bus Training Command to CA Bus Training Command Delay	tCACD	Min	RU(tADR/tCK )			tCK	2
Valid Strobe Requirement before CKE Low	tDQSCKE	Min	10			ns	1
First CA Bus Training Command Following CKE Low	tCAENT	Min	250			ns	
VREF Step Time -multiple steps	tVREFCA_LONG	Max	250			ns	
Vref Step Time -one step	tVREFCA_SHORT	Max	80			ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tck + tXP (tXP = max(7.5ns, 5nCK))			-	
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK))			-	
Minimum delay from CS to DQS toggle in command bus training	tCS_VREF	Min	2			tCK	
Minimum delay from CKE High to Strobe High Impedance	tCKEHDQS		10			ns	
Valid Clock Requirement before CKE input High	tCKCKEH	Min	Max(1.75ns, 3nCK)			-	
CA Bus Training CKE High to DQ Tri-state	tMRZ	Min	1.5			ns	
ODT turn-on Latency from CKE	tCKELODTon	Min	20			ns	
ODT tum-off Latency from CKE	tCKELODToff	Min	20			ns	
Exit Command Bus Training Mode to next valid command delay	tXCBT_Short	Min	Max(5nCK, 200ns)			-	3
	tXCBT_Middle	Min	Max(5nCK, 200ns)			-	
	tXCBT_Long	Min	Max(5nCK, 250ns)			-	

**Notes:**

1. DQS\_t has to retain a low level during tDQSCKE period, as well as DQS\_c has to retain a high level.
2. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.
3. Exit Command Bus Training Mode to next valid command delay Time depends on value of VREF(CA) setting: MR12 OP[5:0] and VREF(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. Additionally exit Command Bus Training Mode to next valid command delay Time may affect VREF(DQ) setting. Settling time of VREF(DQ) level is same as VREF(CA) level.

**LPDDR4-1600 LPDDR4-2400 LPDDR4-3200**
**Table 42 - Temperature Derating AC Timing**

Parameter	Symbol	Min/ Max	Data Rate			Unit	Note
			1600	2400	3200		
Temperature Derating <sup>1</sup>							
DQS output access time from CK_t/CK_c (derated)	tDQSCK	MAX	3600			ps	
RAS-to-CAS delay (derated)	tRCD	MIN	tRCD + 1.875			ns	
ACTIVATE-to- ACTIVATE command period (derated)	tRC	MIN	tRC + 3.75			ns	
Row active time (derated)	tRAS	MIN	tRAS + 1.875			ns	
Row precharge time (derated)	tRP	MIN	tRP + 1.875			ns	
Active bank A to active bank B (derated)	tRRD	MIN	tRRD + 1.875			ns	

**Notes:**

1. Timing derating applies for operation at 85 °C to 105 °C.

### 3.3 IDD Specification

$V_{DD2}, V_{DDQ} = 1.06 \sim 1.17V, V_{DD1} = 1.70 \sim 1.95V$

**Table 43 - IDD Specification (3200Mbps)**

Parameter	Supply	4Gb x32	4Gb x16	8Gb x32	2Gb x32	2Gb x16	Unit
IDD01	V <sub>DD1</sub>	18	18	36	18	9	mA
IDD02	V <sub>DD2</sub>	79	79	158	79	39.5	mA
IDD0Q	V <sub>DDQ</sub>	0.5	0.5	1	0.5	0.25	mA
IDD2P1	V <sub>DD1</sub>	1.2	1.2	2.4	1.2	0.6	mA
IDD2P2	V <sub>DD2</sub>	2.5	2.5	5	2.5	1.25	mA
IDD2PQ	V <sub>DDQ</sub>	0.3	0.3	0.6	0.3	0.15	mA
IDD2PS1	V <sub>DD1</sub>	1.2	1.2	2.4	1.2	0.6	mA
IDD2PS2	V <sub>DD2</sub>	2.5	2.5	5	2.5	1.25	mA
IDD2PSQ	V <sub>DDQ</sub>	0.3	0.3	0.6	0.3	0.15	mA
IDD2N1	V <sub>DD1</sub>	1.5	1.5	3	1.5	0.75	mA
IDD2N2	V <sub>DD2</sub>	35	35	70	35	17.5	mA
IDD2NQ	V <sub>DDQ</sub>	0.3	0.3	0.6	0.3	0.15	mA
IDD2NS1	V <sub>DD1</sub>	1.5	1.5	3	1.5	0.75	mA
IDD2NS2	V <sub>DD2</sub>	25	25	50	25	12.5	mA
IDD2NSQ	V <sub>DDQ</sub>	0.3	0.3	0.6	0.3	0.15	mA
IDD3P1	V <sub>DD1</sub>	1.5	1.5	3	1.5	0.75	mA
IDD3P2	V <sub>DD2</sub>	15	15	30	15	7.5	mA
IDD3PQ	V <sub>DDQ</sub>	0.3	0.3	0.6	0.3	0.15	mA
IDD3PS1	V <sub>DD1</sub>	1.5	1.5	3	1.5	0.75	mA
IDD3PS2	V <sub>DD2</sub>	15	15	30	15	7.5	mA
IDD3PSQ	V <sub>DDQ</sub>	0.3	0.3	0.6	0.3	0.15	mA
IDD3N1	V <sub>DD1</sub>	2	2	4	2	1	mA
IDD3N2	V <sub>DD2</sub>	45	45	90	45	22.5	mA
IDD3NQ	V <sub>DDQ</sub>	0.5	0.5	1	0.5	0.25	mA
IDD3NS1	V <sub>DD1</sub>	2	2	4	2	1	mA
IDD3NS2	V <sub>DD2</sub>	45	45	90	45	15	mA
IDD3NSQ	V <sub>DDQ</sub>	0.5	0.5	1	0.5	0.25	mA
IDD4R1	V <sub>DD1</sub>	3	3	4	3	1.5	mA
IDD4R2	V <sub>DD2</sub>	500	500	600	500	250	mA
IDD4RQ	V <sub>DDQ</sub>	300	300	360	300	150	mA
IDD4W1	V <sub>DD1</sub>	3	3	4	3	1.5	mA
IDD4W2	V <sub>DD1</sub>	400	400	480	400	200	mA
IDD4WQ	V <sub>DD1</sub>	3	3	4	3	1.5	mA
IDD51	V <sub>DD1</sub>	50	50	100	50	25	mA
IDD52	V <sub>DD2</sub>	120	120	240	120	60	mA
IDD5Q	V <sub>DDQ</sub>	0.5	0.5	1	0.5	0.25	mA
IDD5AB1	V <sub>DD1</sub>	10	10	20	10	5	mA

Parameter	Supply	4Gb x32	4Gb x16	8Gb x32	2Gb x32	2Gb x16	Unit
IDD5AB2	V <sub>DD2</sub>	53	53	106	53	26.5	mA
IDD5ABQ	V <sub>DDQ</sub>	0.5	0.5	1	0.5	0.25	mA
IDD5PB1	V <sub>DD1</sub>	10	10	20	10	5	mA
IDD5PB2	V <sub>DD2</sub>	53	53	106	53	26.5	mA
IDD5PBQ	V <sub>DDQ</sub>	0.5	0.5	1	0.5	0.25	mA

V<sub>DD2</sub>, V<sub>DDQ</sub> = 1.06 ~ 1.17V, V<sub>DD1</sub> = 1.70 ~ 1.95V

**Table 44 - IDD6 specification (3200Mbps)**


Temperature	Parameter	Supply	4Gb x32	4Gb x16	8Gb x32	2Gb x32	2Gb x16	Unit
45°C	IDD61	V <sub>DD1</sub>	2.5	2.5	5	2.5	1.25	mA
	IDD62	V <sub>DD2</sub>	4	4	8	4	2	mA
	IDD6Q	V <sub>DDQ</sub>	0.5	0.5	1	0.5	0.25	mA
85°C	IDD61	V <sub>DD1</sub>	7.5	7.5	14	7.5	4	mA
	IDD62	V <sub>DD2</sub>	13	13	25	13	7	mA
	IDD6Q	V <sub>DDQ</sub>	0.5	0.5	1	0.5	0.25	mA

## 4 Package Outlines

Figure 6 reflects the current status of the outline dimensions of the LPDDR4 SDRAM packages for components with x16/x32 configuration.

**Figure 6 - Package Outline**

**AS4C64M32MD4, AS4C128M32MD4, AS4C128M16MD4, AS4C256M16MD4**



**AS4C256M32MD4**

