

**Document Title****1M x 8 bit Super Low Power and Low Voltage Full CMOS Static RAM****Revision History**

<b>Revision No.</b>	<b>History</b>	<b>Date</b>	<b>Remark</b>
1.0	-. Initial Draft	Aug. 7 2013	Preliminary
2.0	-. Amend Functional Block Diagram and Pin Configurations	Mar. 7 2017	

**FEATURES**

- Process Technology : 0.15  $\mu$ m Full CMOS
- Organization : 1M x 8 bit
- Power Supply Voltage : 2.7V ~ 3.6V
- Low Data Retention Voltage : 1.5V(Min.)
- Three state output and TTL Compatible
- Package Type : 48-FPBGA, 44-TSOP2

**GENERAL DESCRIPTION**


The AS6C8008A families are fabricated by Alliance Memory's advanced full CMOS process technology. The families support industrial temperature range and Chip Scale Package for user flexibility of system design. The families also supports low data retention voltage for battery back- up operation with low data retention current.

**PRODUCT FAMILY**

Product Family	Operating Temperature	Vcc Range	Speed	Power Dissipation		Package Type
				Standby (I <sub>SB1</sub> , TYP.)	Operating (I <sub>CC1</sub> , Max.)	
AS6C8008A-45BIN	Industrial -40 ~ 85°C	2.7 ~ 3.6 V	45ns	2 mA <sup>1)</sup>	4 mA	48-FPBGA
AS6C8008A-45ZIN						44-TSOPII

<sup>1)</sup>Typical values are measured at V<sub>CC</sub>=3.3V, T<sub>A</sub>=25°C and not 100% tested.

### FUNCTIONAL BLOCK DIAGRAM




### PIN DESCRIPTION


SYMBOL	DESCRIPTION
A0 - A19	Address Inputs
DQ0 – DQ7	Data Inputs/Outputs
$\overline{CS1}$ , $\overline{CS2}$	Chip Enable Inputs
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
Vcc	Power Supply
Vss	Ground
NC	No Connection

## PIN CONFIGURATIONS

TFBGA - 48:Top view(ball down)



44 - TSOPII:Top view



**ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>**

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	$V_{IN}, V_{OUT}$	-0.2 to 4.0	V
Voltage on Vcc supply relative to Vss	$V_{CC}$	-0.2 to 4.0	V
Power Dissipation	$P_D$	1.0	W
Operating Temperature	$T_A$	-40 to 85	°C

1. Stresses greater than those listed under “nav” may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**FUNCTIONAL DESCRIPTION**

$\overline{CS1}$	$CS2$	$\overline{OE}$	$\overline{WE}$	$DQ0\sim7$	Mode	Power
H	X	X	X	High-Z	Deselected	Stand by
X	L	X	X	High-Z	Deselected	Stand by
L	H	H	H	High-Z	Output Disabled	Active
L	H	L	H	Data Out	Read	Active
L	H	X	L	Data In	Write	Active

Note: X = Don't care. (Must be low or high state)

**RECOMMENDED DC OPERATING CONDITIONS** <sup>1)</sup>

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	2.7	3.3	3.6	V
Ground	$V_{SS}$	0	0	0	V
Input high voltage	$V_{IH}$	2.2	-	$V_{CC} + 0.2^{2)}$	V
Input low voltage	$V_{IL}$	$-0.2^{3)}$	-	0.6	V

1.  $T_A = -40$  to  $85^\circ\text{C}$ , otherwise specified
2. Overshoot:  $V_{CC} + 2.0$  V in case of pulse width  $\leq 20\text{ns}$
3. Undershoot:  $-2.0$  V in case of pulse width  $\leq 20\text{ns}$
4. Overshoot and undershoot are sampled, not 100% tested.

**CAPACITANCE** <sup>1)</sup> ( $f = 1\text{MHz}$ ,  $T_A = 25^\circ\text{C}$ )

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	$C_{IN}$	$V_{IN} = 0\text{V}$	-	8	pF
Input/Output capacitance	$C_{IO}$	$V_{IO} = 0\text{V}$	-	10	pF

1. Capacitance is sampled, not 100% tested

**DC AND OPERATING CHARACTERISTICS**

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Input leakage current	$I_{LI}$	$V_{IN}=V_{SS}$ to $V_{CC}$	-1	-	1	$\mu A$	
Output leakage current	$I_{LO}$	$\overline{CS1}=V_{IH}$ or $CS2=V_{IL}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ , $V_{IO}=V_{SS}$ to $V_{CC}$	-1	-	1	$\mu A$	
Operating power supply	$I_{CC}$	$I_{IO}=0mA$ , $\overline{CS1}=V_{IL}$ , $CS2=\overline{WE}=V_{IH}$ , $V_{IN}=V_{IH}$ or $V_{IL}$	-	-	2	mA	
Average operating current	$I_{CC1}$	Cycle time=1 s, 100% duty, $I_{IO}=0mA$ , $CS1 \leq 0.2V$ , $CS2 \geq V_{CC}-0.2V$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC}-0.2V$	-	-	4	mA	
	$I_{CC2}$	Cycle time = Min, $I_{IO}=0mA$ , 100% duty, $\overline{CS1}=V_{IL}$ , $CS2=V_{IH}$ , $V_{IN}=V_{IL}$ or $V_{IH}$	45ns	-	-	45	mA
			70ns	-	-	25	
Output low voltage	$V_{OL}$	$I_{OL} = 2.1mA$	-	-	0.4	V	
Output high voltage	$V_{OH}$	$I_{OH} = -1.0mA$	2.4	-	-	V	
Standby Current (TTL)	$I_{SB}$	$\overline{CS1}=V_{IH}$ , $CS2=V_{IL}$ , Other inputs= $V_{IH}$ or $V_{IL}$	-	-	0.5	mA	
Standby Current (CMOS)	$I_{SB1}$	$\overline{CS1} \geq V_{CC}-0.2V$ , $CS2 \geq V_{CC}-0.2V$ (CS1 controlled) or $0V < CS2 < 0.2V$ (CS2 controlled), Other inputs = $0 \sim V_{CC}$ (Typ. condition : $V_{CC}=3.3V @ 25^{\circ}C$ ) (Max. condition : $V_{CC}=3.6V @ 85^{\circ}C$ )	LF	-	2.1	15	$\mu A$

1. Typical values are measured at  $V_{CC}=3.3V$ ,  $T_A=25^{\circ}C$  and not 100% tested.

**AC OPERATING CONDITIONS**

Test Conditions (Test Load and Test Input/Output Reference)

Input Pulse Level : 0.4 to 2.4V

Input Rise and Fall Time : 5ns

Input and Output reference Voltage : 1.5V


 Output Load (See right) : CL<sup>1)</sup> = 100pF + 1 TTL(70nsec)

 CL<sup>1)</sup> = 30pF + 1 TTL(45ns/55ns)

1. Including scope and Jig capacitance

 2. R<sub>1</sub>=3070Ω, R<sub>2</sub>=3150Ω



 3. V<sub>TM</sub>=2.8V

 4. CL = 5pF + 1 TTL (measurement with t<sub>LZ</sub>, t<sub>HZ</sub>, t<sub>OLZ</sub>, t<sub>OHZ</sub>, t<sub>WHZ</sub>)

**READ CYCLE** (V<sub>CC</sub> = 2.7 to 3.6V, Gnd = 0V, T<sub>A</sub> = -40°C to +85°C)


Parameter	Symbol	45ns		Unit
		Min	Max	
Read cycle time	t <sub>RC</sub>	45	-	ns
Address access time	t <sub>AA</sub>	-	45	ns
Chip select to output	t <sub>CO1</sub> , t <sub>CO2</sub>	-	45	ns
Output enable to valid output	t <sub>OE</sub>	-	30	ns
Chip select to low-Z output	t <sub>LZ1</sub> , t <sub>LZ2</sub>	5	-	ns
Output enable to low-Z output	t <sub>OLZ</sub>	5	-	ns
Chip disable to high-Z output	t <sub>HZ1</sub> , t <sub>HZ2</sub>	0	20	ns
Output disable to high-Z output	t <sub>OHZ</sub>	0	20	ns
Output hold from address change	t <sub>OH</sub>	10	-	ns

Parameter	Symbol	45ns		Unit
		Min	Max	
Write cycle time	t <sub>WC</sub>	45	-	ns
Chip select to end of write	t <sub>CW1</sub> , t <sub>CW2</sub>	45	-	ns
Address setup time	t <sub>AS</sub>	0	-	ns
Address valid to end of write	t <sub>AW</sub>	45	-	ns
Write pulse width	t <sub>WP</sub>	45	-	ns
Write recovery time	t <sub>WR</sub>	0	-	ns
Write to output high-Z	t <sub>WHZ</sub>	0	20	ns
Data to write time overlap	t <sub>DW</sub>	25	-	ns
Data hold from write time	t <sub>DH</sub>	0	-	ns
End write to output low-Z	t <sub>OW</sub>	5	-	ns



**TIMING DIAGRAMS**
**TIMING WAVEFORM OF READ CYCLE(1)** (Address Controlled,  $\overline{CS1}=\overline{OE}=V_{LL}$ ,  $CS2=\overline{WE}=V_{IH}$ )

**TIMING WAVEFORM OF READ CYCLE(2)** ( $\overline{WE}=V_{IH}$ )

**NOTES (READ CYCLE)**

- $t_{HZ1,2}$  and  $t_{OHZ}$  are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- At any given temperature and voltage condition,  $t_{HZ1,2}(\text{Max.})$  is less than  $t_{LZ1,2}(\text{Min.})$  both for a given device and from device to device interconnection.

**TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)**

**NOTES (WRITE CYCLE)**


1. A write occurs during the overlap( $t_{WP}$ ) of low  $\overline{CS1}$ , a high CS2 and low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  goes low, CS2 goes high and  $\overline{WE}$  goes low. A write ends at the earliest transition among  $\overline{CS1}$  goes high, CS2 goes low and  $\overline{WE}$  goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the  $\overline{CS1}$  going low or CS2 going high to end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{CS1}$  or  $\overline{WE}$  going high or CS2 going low.

**DATA RETENTION CHARACTERISTICS**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	I <sub>SB1</sub> Test Condition (Chip Disabled) <sup>1</sup>	1.5	-	3.6	V
Data Retention Current	I <sub>DR</sub>	V <sub>CC</sub> =1.5V, I <sub>SB1</sub> Test Condition (Chip Disabled) <sup>1</sup>	-	-	4	μA
Chip Deselect to Data Retention Time	t <sub>SDR</sub>	See data retention wave form	0	-	-	ns
Operation Recovery Time	t <sub>RDR</sub>		t <sub>RC</sub>	-	-	

**NOTES**

- See the I<sub>SB1</sub> measurement condition of datasheet page 5.

**DATA RETENTION WAVE FORM**


**PACKAGE DIMENSION**

44 - TSOP2 (0.8mm pin pitch)

**44 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)**

Unit : millimeters / inches

