




3.3V 128K X 8 CMOS SRAM (Center power and ground)

Features


- Industrial and commercial temperatures
- Organization: 131,072 x 8 bits
- High speed
 - 10/12/15/20 ns address access time
 - 5, 6, 7, 8 ns output enable access time
- Low power consumption: ACTIVE
 - 252 mW / max @ 10 ns
- Low power consumption: STANDBY
 - 18 mW / max CMOS
- 6 T 0.18 μ CMOS technology
- Easy memory expansion with \overline{CE} , \overline{OE} inputs
- Center power and ground
- TTL/LVTTL-compatible, three-state I/O
- JEDEC-standard packages
 - 32-pin, 300 mil SOJ
 - 32-pin, 400 mil SOJ
- ESD protection \geq 2000 volts
- Latch-up current \geq 200 mA

Pin arrangement

Logic block diagram



32-pin SOJ (300 mil)
32-pin SOJ (400 mil)



Selection guide

	-10	-12	-15	-20	Unit
Maximum address access time	10	12	15	20	ns
Maximum output enable access time	5	6	7	8	ns
Maximum operating current	70	65	60	55	mA
Maximum CMOS standby current	5	5	5	5	mA



Functional description

The AS7C31025B is a high-performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) device organized as 131,072 x 8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 10/12/15/20 ns with output enable access times (t_{OE}) of 5, 6, 7, 8 ns are ideal for high-performance applications. The chip enable input \overline{CE} permits easy memory and expansion with multiple-bank memory systems.

When \overline{CE} is high the device enters standby mode. A write cycle is accomplished by asserting write enable (\overline{WE}) and chip enable (\overline{CE}). Data on the input pins I/O0 through I/O7 is written on the rising edge of \overline{WE} (write cycle 1) or \overline{CE} (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}).

A read cycle is accomplished by asserting output enable (\overline{OE}) and chip enable (\overline{CE}), with write enable (\overline{WE}) high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from a single 3.3 V supply. The AS7C31025B is packaged in common industry standard packages.

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on V_{CC} relative to GND	V_{t1}	-0.50	+5.0	V
Voltage on any pin relative to GND	V_{t2}	-0.50	$V_{CC} + 0.5$	V
Power dissipation	P_D	-	1.0	W
Storage temperature (plastic)	T_{stg}	-65	+150	°C
Ambient temperature with V_{CC} applied	T_{bias}	-55	+125	°C
DC current into outputs (low)	I_{OUT}	-	20	mA

NOTE: Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

\overline{CE}	\overline{WE}	\overline{OE}	Data	Mode
H	X	X	High Z	Standby (I_{SB} , I_{SB1})
L	H	H	High Z	Output disable (I_{CC})
L	H	L	D_{OUT}	Read (I_{CC})
L	L	X	D_{IN}	Write (I_{CC})

Key: X = don't care, L = low, H = high.



Recommended operating conditions

Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage	V _{CC}	3.0	3.3	3.6	V
Input voltage	V _{IH}	2.0	—	V _{CC} + 0.5	V
	V _{IL}	-0.5	—	0.8	V
Ambient operating temperature	T _A	0	—	70	°C
	T _A	-40	—	85	°C

V_{IL} = -1.0V for pulse width less than 5ns

V_{IH} = V_{CC} + 1.5V for pulse width less than 5ns

DC operating characteristics (over the operating range)¹

Parameter	Sym	Test conditions	-10		-12		-15		-20		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
Input leakage current	I _{LI}	V _{CC} = Max, V _{IN} = GND to V _{CC}	—	1	—	1	—	1	—	1	µA
Output leakage current	I _{LO}	V _{CC} = Max, $\overline{CE} = V_{IH}$, V _{out} = GND to V _{CC}	—	1	—	1	—	1	—	1	µA
Operating power supply current	I _{CC}	V _{CC} = Max $\overline{CE} \leq V_{IL}$, f = f _{Max} , I _{OUT} = 0 mA	—	70	—	65	—	60	—	55	mA
Standby power supply current ¹	I _{SB}	V _{CC} = Max $\overline{CE} \geq V_{IH}$, f = f _{Max}	—	30	—	25	—	20	—	20	mA
	I _{SB1}	V _{CC} = Max, $\overline{CE} \geq V_{CC} - 0.2$ V, V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{CC} - 0.2 V, f = 0	—	5	—	5	—	5	—	5	mA
Output voltage	V _{OL}	I _{OL} = 8 mA, V _{CC} = Min	—	0.4	—	0.4	—	0.4	—	0.4	V
	V _{OH}	I _{OH} = -4 mA, V _{CC} = Min	2.4	—	2.4	—	2.4	—	2.4	—	V

Capacitance (f = 1 MHz, T_a = 25°C, V_{CC} = NOMINAL)²

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	A, \overline{CE} , WE, OE	V _{IN} = 0 V	5	pF
I/O capacitance	C _{I/O}	I/O	V _{IN} = V _{OUT} = 0 V	7	pF



Read cycle (over the operating range)^{3,9}

Parameter	Symbol	-10		-12		-15		-20		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	t _{RC}	10	–	12	–	15	–	20	–	ns	
Address access time	t _{AA}	–	10	–	12	–	15	–	20	ns	3
Chip enable (\overline{CE}) access time	t _{ACE}	–	10	–	12	–	15	–	20	ns	3
Output enable (\overline{OE}) access time	t _{OE}	–	5	–	6	–	7	–	8	ns	
Output hold from address change	t _{OH}	3	–	3	–	3	–	3	–	ns	5
\overline{CE} low to output in low Z	t _{CLZ}	3	–	3	–	3	–	3	–	ns	4, 5
\overline{CE} high to output in high Z	t _{CHZ}	–	3	–	3	–	4	–	5	ns	4, 5
\overline{OE} low to output in low Z	t _{OLZ}	0	–	0	–	0	–	0	–	ns	4, 5
\overline{OE} high to output in high Z	t _{OHZ}	–	5	–	6	–	7	–	8	ns	4, 5
Power up time	t _{PU}	0	–	0	–	0	–	0	–	ns	4, 5
Power down time	t _{PD}	–	10	–	12	–	15	–	20	ns	4, 5


Key to switching waveforms

 Rising input


 Falling input

 Undefined/don't care

Read waveform 1 (address controlled)^{3,6,7,9}



Read waveform 2 ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ controlled)^{3,6,8,9}







Write cycle (over the operating range)^{II}

Parameter	Symbol	-10		-12		-15		-20		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	t _{WC}	10	—	12	—	15	—	20	—	ns	
Chip enable (\overline{CE}) to write end	t _{CW}	8	—	9	—	10	—	12	—	ns	
Address setup to write end	t _{AW}	8	—	9	—	10	—	12	—	ns	
Address setup time	t _{AS}	0	—	0	—	0	—	0	—	ns	
Write pulse width	t _{WP}	7	—	8	—	9	—	12	—	ns	
Write recovery time	t _{WR}	0	—	0	—	0	—	0	—	ns	
Address hold from end of write	t _{AH}	0	—	0	—	0	—	0	—	ns	
Data valid to write end	t _{DW}	5	—	6	—	8	—	10	—	ns	
Data hold time	t _{DH}	0	—	0	—	0	—	0	—	ns	4, 5
Write enable to output in high Z	t _{WZ}	—	5	—	6	—	7	—	8	ns	4, 5
Output active from write end	t _{OW}	1	—	1	—	1	—	1	—	ns	4, 5

Write waveform 1 (\overline{WE} controlled)^{10,II}



Write waveform 2 (\overline{CE} controlled)^{10,II}





AC test conditions

- Output load: see Figure B.
- Input pulse level: GND to 3.0 V. See Figure A.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5 V.




Figure A: Input pulse

Thevenin equivalent:




Figure B: 3.3 V Output load


Notes

- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CE} is required to meet I_{SB} specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see *AC Test Conditions*, Figures A and B.
- 4 t_{CLZ} and t_{CHZ} are specified with $CL = 5 \text{ pF}$, as in Figure B. Transition is measured $\pm 500 \text{ mV}$ from steady-state voltage.
- 5 This parameter is guaranteed, but not 100% tested.
- 6 \overline{WE} is high for read cycle.
- 7 \overline{CE} and \overline{OE} are low for read cycle.
- 8 Address is valid prior to or coincident with \overline{CE} transition low.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 N/A
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 N/A.
- 13 $C = 30 \text{ pF}$, except all high Z and low Z parameters where $C = 5 \text{ pF}$.



Package dimensions

32-pin SOJ
300 mil/400 mil



Symbol	32-pin SOJ 300 mil		32-pin SOJ 400 mil	
	Min	Max	Min	Max
A	0.128	0.145	0.132	0.146
A1	0.025	-	0.025	-
A2	0.095	0.105	0.105	0.115
B	0.026	0.032	0.026	0.032
b	0.016	0.020	0.015	0.020
c	0.007	0.010	0.007	0.013
D	0.820	0.830	0.820	0.830
E	0.255	0.275	0.354	0.378
E1	0.295	0.305	0.395	0.405
E2	0.330	0.340	0.435	0.445
e	0.050 BSC		0.050 BSC	



Ordering Codes

Package \ Access time	Temperature	10 ns	12 ns	15 ns	20 ns
300-mil SOJ	Commercial	AS7C31025B-10TJC	AS7C31025B-12TJC	AS7C31025B-15TJC	AS7C31025B-20TJC
	Industrial	AS7C31025B-10TJI	AS7C31025B-12TJI	AS7C31025B-15TJI	AS7C31025B-20TJI
400-mil SOJ	Commercial	AS7C31025B-10JC	AS7C31025B-12JC	AS7C31025B-15JC	AS7C31025B-20JC
	Industrial	AS7C31025B-10JI	AS7C31025B-12JI	AS7C31025B-15JI	AS7C31025B-0JI

Note:

Add suffix 'N' to the above part number for lead free parts (Ex. AS7C31025B-10TJCN)

Part numbering system

AS7C	X	1025B	-XX	X	X	X
SRAM prefix	Voltage: 3 = 3.3 V CMOS	Device number	Access time	Package: TJ = SOJ 300 mil J = SOJ 400 mil	Temperature range C = commercial, 0° C to 70° C I = industrial, -40° C to 85° C	N=Lead Free Part