





## Features

- Industrial and commercial temperatures
- Organization: 131,072 x 8 bits
- High speed
  - 10 ns address access time
  - 5 ns output enable access time
- Low power consumption via chip deselect
- Easy memory expansion with  $\overline{CE}$ ,  $\overline{OE}$  inputs
- Center power and ground
- TTL/LVTTL-compatible, three-state I/O
- JEDEC-standard packages
- - 32-pin, 300 mil SOJ
- - 32-pin, 400 mil SOJ
- - 32-pin, TSOP 2
- ESD protection  $\geq$  2000 volts


## Logic block diagram



## Pin arrangement



32-pin SOJ (300 mil)  
32-pin SOJ (400 mil)





## Functional description

The AS7C31025C is 3V a high-performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) device organized as 131,072 x 8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 10 ns with output enable access times ( $t_{OE}$ ) of 5 ns are ideal for high-performance applications. The chip enable input  $\overline{CE}$  permits easy memory and expansion with multiple-bank memory systems.

When  $\overline{CE}$  is high the device enters standby mode. A write cycle is accomplished by asserting write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ). Data on the input pins I/O0 through I/O7 is written on the rising edge of  $\overline{WE}$  (write cycle 1) or  $\overline{CE}$  (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ( $\overline{OE}$ ) or write enable ( $\overline{WE}$ ).

A read cycle is accomplished by asserting output enable ( $\overline{OE}$ ) and chip enable ( $\overline{CE}$ ), with write enable ( $\overline{WE}$ ) high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from a single 3.3 V supply. The AS7C31025C is packaged in common industry standard packages.

## Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on $V_{CC}$ relative to GND	$V_{t1}$	-0.50	+4.6	V
Voltage on any pin relative to GND	$V_{t2}$	-0.50	$V_{CC} + 0.5$	V
Power dissipation	$P_D$	—	1.25	W
Storage temperature (plastic)	$T_{stg}$	-55	+125	°C
Ambient temperature with $V_{CC}$ applied	$T_{bias}$	-55	+125	°C
DC current into outputs (low)	$I_{OUT}$	—	50	mA

NOTE: Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Truth table

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Data	Mode
H	X	X	High Z	Standby ( $I_{SB}$ , $I_{SB1}$ )
L	H	H	High Z	Output disable ( $I_{CC}$ )
L	H	L	$D_{OUT}$	Read ( $I_{CC}$ )
L	L	X	$D_{IN}$	Write ( $I_{CC}$ )

Key: X = don't care, L = low, H = high.



### Recommended operating conditions

Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
Input voltage	V <sub>IH</sub>	2.0	—	V <sub>CC</sub> + 0.3	V
	V <sub>IL</sub>	-0.5	—	0.8	V
Ambient operating temperature (Industrial)	T <sub>A</sub>	-40	—	85	°C

V<sub>IL</sub> min = -2.0V for pulse width less than 5ns, once per cycle.

V<sub>IH</sub> min = -V<sub>CC</sub> + 2.0V for pulse width less than 5ns, once per cycle.

### DC operating characteristics (over the operating range)<sup>1</sup>

Parameter	Sym	Test conditions	AS7C31025C-10		Unit
			Min	Max	
Input leakage current	I <sub>LI</sub>	V <sub>CC</sub> = Max, V <sub>IN</sub> = GND to V <sub>CC</sub>	—	5	µA
Output leakage current	I <sub>LO</sub>	V <sub>CC</sub> = Max, $\overline{CE} = V_{IH}$ , V <sub>out</sub> = GND to V <sub>CC</sub>	—	5	µA
Operating power supply current	I <sub>CC</sub>	V <sub>CC</sub> = Max $\overline{CE} \leq V_{IL}$ , f = f <sub>Max</sub> , I <sub>OUT</sub> = 0 mA	—	150	mA
Standby power supply current <sup>1</sup>	I <sub>SB</sub>	V <sub>CC</sub> = Max $\overline{CE} \geq V_{IH}$ , f = f <sub>Max</sub>	—	50	mA
	I <sub>SB1</sub>	V <sub>CC</sub> = Max, $\overline{CE} \geq V_{CC} - 0.2$ V, V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V, f = 0	—	10	mA
Output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA, V <sub>CC</sub> = Min	—	0.4	V
	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA, V <sub>CC</sub> = Min	2.4	—	V

### Capacitance (f = 1 MHz, T<sub>a</sub> = 25°C, V<sub>CC</sub> = NOMINAL)<sup>2</sup>

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C <sub>IN</sub>	A, $\overline{CE}$ , $\overline{WE}$ , $\overline{OE}$	V <sub>IN</sub> = 3dV	6	pF
I/O capacitance	C <sub>I/O</sub>	I/O	V <sub>OUT</sub> = 3dV	7	pF

Note:

1. This parameter is guaranteed by device characterization, but is not production tested.




### Read cycle (over the operating range)<sup>3,9</sup>

Parameter	Symbol	AS7C31025C-10		Unit	Notes
		Min	Max		
Read cycle time	$t_{RC}$	10	–	ns	
Address access time	$t_{AA}$	–	10	ns	3
Chip enable ( $\overline{CE}$ ) access time	$t_{ACE}$	–	10	ns	3
Output enable ( $\overline{OE}$ ) access time	$t_{OE}$	–	5	ns	
Output hold from address change	$t_{OH}$	4	–	ns	5
$\overline{CE}$ low to output in low Z	$t_{CLZ}$	4	–	ns	4, 5
$\overline{CE}$ high to output in high Z	$t_{CHZ}$	0	5	ns	4, 5
$\overline{OE}$ low to output in low Z	$t_{OLZ}$	0	–	ns	4, 5
$\overline{OE}$ high to output in high Z	$t_{OHZ}$	0	5	ns	4, 5
Power up time	$t_{PU}$	0	–	ns	4, 5
Power down time	$t_{PD}$	–	10	ns	4, 5


### Key to switching waveforms

Rising input      Falling input      Undefined/don't care

### Read waveform 1 (address controlled)<sup>3,6,7,9</sup>



### Read waveform 2 ( $\overline{CE}$ and $\overline{OE}$ controlled)<sup>3,6,8,9</sup>







### Write cycle (over the operating range)<sup>II</sup>

Parameter	Symbol	AS7C31025C-10		Unit	Notes
		Min	Max		
Write cycle time	$t_{WC}$	10	—	ns	
Chip enable ( $\overline{CE}$ ) to write end	$t_{CW}$	7	—	ns	
Address setup to write end	$t_{AW}$	7	—	ns	
Address setup time	$t_{AS}$	0	—	ns	
Write pulse width	$t_{WP}$	7	—	ns	
Write recovery time	$t_{WR}$	0	—	ns	
Address hold from end of write	$t_{AH}$	0	—	ns	
Data valid to write end	$t_{DW}$	5	—	ns	
Data hold time	$t_{DH}$	0	—	ns	4, 5
Write enable to output in high Z	$t_{WZ}$	0	5	ns	4, 5
Output active from write end	$t_{OW}$	3	—	ns	4, 5

### Write waveform 1 ( $\overline{WE}$ controlled)<sup>10,II</sup>



### Write waveform 2 ( $\overline{CE}$ controlled)<sup>10,II</sup>





## AC test conditions

- Output load: see Figure B.
- Input pulse level: GND to 3.0 V. See Figure A.
- Input rise and fall times: 3 ns. See Figure A.
- Input and output timing reference levels: 1.5 V.




Figure A: Input pulse

Thevenin equivalent:





Figure B: 3.3 V Output load

## Notes


- 1 During  $V_{CC}$  power-up, a pull-up resistor to  $V_{CC}$  on  $\overline{CE}$  is required to meet  $I_{SB}$  specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see *AC Test Conditions*, Figures A and B.
- 4  $t_{CLZ}$  and  $t_{CHZ}$  are specified with  $CL = 5 \text{ pF}$ , as in Figure B. Transition is measured  $\pm 200 \text{ mV}$  from steady-state voltage.
- 5 This parameter is guaranteed, but not 100% tested.
- 6  $\overline{WE}$  is high for read cycle.
- 7  $\overline{CE}$  and  $\overline{OE}$  are low for read cycle.
- 8 Address is valid prior to or coincident with  $\overline{CE}$  transition low.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 N/A
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 N/A.
- 13  $C = 30 \text{ pF}$ , except all high Z and low Z parameters where  $C = 5 \text{ pF}$ .



## Package dimensions



Symbol	32-pin TSOP 2 (mm)	
	Min	Max
A	—	1.20
A1	0.05	0.15
b	0.3	0.52
C	0.12	0.21
D	20.82	21.08
E1	10.03	10.29
E	11.56	11.96
e	1.27 BSC	
L	0.40	0.60
ZD	0.95 REF.	
$\alpha$	0°	5°



Symbol	32-pin SOJ 300 mil		32-pin SOJ 400 mil	
	Min	Max	Min	Max
A	0.128	0.145	0.132	0.146
A1	0.025	—	0.025	—
A2	0.095	0.105	0.105	0.115
B	0.026	0.032	0.026	0.032
b	0.016	0.020	0.015	0.020
c	0.007	0.010	0.007	0.013
D	0.820	0.830	0.820	0.830
E	0.255	0.275	0.354	0.378
E1	0.295	0.305	0.395	0.405
E2	0.330	0.340	0.435	0.445
e	0.050 BSC		0.050 BSC	



### Ordering Codes

Package	Volt/Temperature	10 ns
300-mil SOJ	5V Industrial	AS7C31025C-10TJIN
400-mil SOJ	5V Industrial	AS7C31025C-10JIN
TSOP 2	5V Industrial	AS7C31025C-10TIN

### Part numbering system

AS7C	X	1025B	-XX	X	X	X
SRAM prefix	Voltage: 3 = 3.3 V CMOS	Device number	Access time	Package: TJ = SOJ 300 mil J = SOJ 400 mil T = TSOP2	Temperature range I = industrial, -40° C to 85° C	N = Lead Free Part