

AS7C316096A 2048K X 8 BIT HIGH SPEED CMOS SRAM

REVISION HISTORY

Revision Rev. 1.0

Rev. 1.0

Description Initial Issued Issue Date Oct. 26. 2012



AS7C316096A 2048K X 8 BIT HIGH SPEED CMOS SRAM

FEATURES

■ Fast access time : 10ns

■ low power consumption:

Operating current:
90mA (Icc1 typical)
Standby current:
4mA(Typical)

■ Single 3.3V power supply

■ All inputs and outputs TTL compatible

■ Fully static operation

■ Tri-state output

■ Data retention voltage : 1.5V (MIN.)

■ Green package available

■ Package: 48-pin 12mm x 20mm TSOP-I

GENERAL DESCRIPTION


The AS7C316096A is a 16M-bit high speed CMOS static random access memory organized as 2048K words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS7C316096A operates from a single power supply of 3.3V and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY

Product	Operating	Vcc Range	Spood	Power [Dissipation
Family	Temperature	vcc Kange	Speed	Standby(IsB1,TYP.)	Operating(Icc1,TYP.)
AS7C316096A(I)	-40 ~ 85°C	2.7 ~ 3.6V	10	4mA	90mA

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A20	Address Inputs
DQ0 – DQ7	Data Inputs/Outputs
CE#	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground



AS7C316096A 2048K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.0

PIN CONFIGURATION

TSOP-I

ABSOLUTE MAXIMUN RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	V _{T1}	-0.5 to 4.6	V
Voltage on any other pin relative to Vss	V _{T2}	-0.5 to Vcc+0.5	V
Operating Temperature	TA	-40 to 85(I grade)	$^{\circ}$
Storage Temperature	Тѕтс	-65 to 150	$^{\circ}$ C
Power Dissipation	Po	1	W
DC Output Current	Іоит	50	mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.



AS7C316096A

2048K X 8 BIT HIGH SPEED CMOS SRAM

TRUTH TABLE

MODE	CE#	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Х	Х	High-Z	ISB, ISB1
Output Disable	L	Н	Н	High-Z	Icc, Icc1
Read	L	L	Н	Dout	Icc, Icc1
Write	L	Х	L	Din	Icc, Icc1

Note: $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP. ^{^4}	MAX.	UNIT
Supply Voltage	Vcc			2.7	3.3	3.6	V
Input High Voltage	V _{IH} ^{*1}			2.2	-	Vcc+0.3	V
Input Low Voltage	V _{IL} ²			- 0.3	-	0.8	V
Input Leakage Current	I⊔	Vcc ≧ Vin ≧ Vss		- 1	-	1	μA
Output Leakage Current	ILO	Vcc ≧ Vouт ≧ Vss, Output Disabled		- 1	-	1	μA
Output High Voltage	Vон	Iон = -8mA		2.4	-	-	V
Output Low Voltage	Vol	IoL =4mA		-	-	0.4	V
AverageOperating	Icc	CE# = V _{IL} , I _{I/O} = 0mA ;f=max	-10	-	110	160	mA
Power supply Current	lcc1	CE# \leq 0.2, Other pin is at 0.2V or Vcc-0.2V I _{I/O} = 0mA;f=max	-10		90	120	mA
Standby Power Supply Current	Isb	CE# ≧Vih Other pin is at Vil or Vih		-	-	80	mA
Standby Power Supply Current	I _{SB1}	CE# ≧Vcc - 0.2V; Other pin is at 0.2V or Vcc-	-0.2V	-	4	40	mA

^{1.} $V_{IH}(max) = V_{CC} + 3.0V$ for pulse width less than 10ns.

^{2.} V_{IL}(min) = Vss - 3.0V for pulse width less than 10ns.
3. Over/Undershoot specifications are characterized, not 100% tested.

^{4.} Typical values are included for reference only and are not guaranteed or tested. Typical valued are measured at Vcc = Vcc(TYP.) and TA = 25°C



AS7C316096A 2048K X 8 BIT HIGH SPEED CMOS SRAM

CAPACITANCE (TA = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	Cin	-	8	pF
Input/Output Capacitance	C _{I/O}	-	10	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

speed	10ns
Input Pulse Levels	0.2V to Vcc-0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	Vcc/2
Output Load	C _L = 30pF + 1TTL,
	IOH/IOL = -8mA/4mA

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

(.,					
PARAMETER	SYM.	AS7C3	UNIT		
		MIN.	MAX.		
Read Cycle Time	trc	10	-	ns	
Address Access Time	taa	-	10	ns	
Chip Enable Access Time	tace	-	10	ns	
Output Enable Access Time	toe	-	4.5	ns	
Chip Enable to Output in Low-Z	tcLz*	2	-	ns	
Output Enable to Output in Low-Z	toLz*	0	-	ns	
Chip Disable to Output in High-Z	tcHz*	-	4	ns	
Output Disable to Output in High-Z	tonz*	-	4	ns	
Output Hold from Address Change	tон	2	-	ns	

(2) WRITE CYCLE

PARAMETER	SYM.	AS7C31	UNIT	
		MIN.	MAX.	
Read Cycle Time	trc	10	-	ns
Address Access Time	t AA	-	10	ns
Chip Enable Access Time	tace	-	10	ns
Output Enable Access Time	toe	-	4.5	ns
Chip Enable to Output in Low-Z	tcLz*	2	-	ns
Output Enable to Output in Low-Z	tolz*	0	-	ns
Chip Disable to Output in High-Z	tcHz*	-	4	ns
Output Disable to Output in High-Z	tonz*	-	4	ns
Output Hold from Address Change	tон	2	-	ns


^{*}These parameters are guaranteed by device characterization, but not production tested.




AS7C316096A 2048K X 8 BIT HIGH SPEED CMOS SRAM

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)




Notes:

- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low.
- 3.Address must be valid prior to or coincident with CE# = low,; otherwise tAA is the limiting parameter.
- 4.tcLz, toLz, tcHz and toHz are specified with CL = 5pF. Transition is measured ±500mV from steady state.
- 5.At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ}, t_{OHZ} is less than t_{OLZ}.




AS7C316096A 2048K X 8 BIT HIGH SPEED CMOS SRAM

WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# Controlled) (1,2,5,6)



Notes:

- 1.WE#, CE# must be high during all address transitions.
- 2.A write occurs during the overlap of a low CE#, low WE#.
- 3.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tbw to allow the drivers to turn off and data to be placed on the bus.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5.If the CE# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 6.tow and twHz are specified with $C_L = 5pF$. Transition is measured ± 500 mV from steady state.




AS7C316096A 2048K X 8 BIT HIGH SPEED CMOS SRAM Rev. 1.0

DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	V_{DR}	CE# ≧ Vcc - 0.2V	1.5	-	3.6	V
Data Retention Current	IDD	Vcc = 1.5V CE# ≧Vcc - 0.2V; Other pin is at 0.2V or Vcc-0.2V	-	4	40	mA
Chip Disable to Data Retention Time	topp	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t _R		t _{RC*}	-	-	ns

t_{RC*} = Read Cycle Time

DATA RETENTION WAVEFORM







AS7C316096A

2048K X 8 BIT HIGH SPEED CMOS SRAM

PACKAGE OUTLINE DIMENSION

48-pin 12mm x 20mm TSOP-I Package Outline Dimension





VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

	•			
	SYMBOLS	MIN.	NOM.	MAX
	A	1	_	1.20
	A1	0.05	-	0.15
	A2	0.95	1.00	1.05
	Ф	0.17	0.22	0.27
	c	0.10	_	0.21
Δ		19.80	20.00	20.20
Δ	□1	18.30	18.40	18.50
Δ	E	11.90	12.00	12.10
	•	0	0.50 BASI	С
	┙	0.50	0.60	0.70
Δ	L1	_	0.80	_
Δ	Υ	_	_	0.10
Δ	θ	D.	_	5
,				

NOTES:

- 1 JEDEC OUTLINE : MO-142 DO
- 2.PROFILE TOLERANCE ZONES FOR D1 AND E DD NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15 mm PER SIDE AND ON D1 IS 0.25 mm PER SIDE.
- 3.D MENSION & DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE & DIMENSION AT NAXIMUN MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.



Rev 10

AS7C316096A 2048K X 8 BIT HIGH SPEED CMOS SRAM

ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Temperature Range(℃)	Packing Type	Alliance Memory Item No.
48-pin(12mmx20mm)	10	4000 0500	Tray	AS7C316096A -10TIN
TSOP-I		-40℃~85℃	Tape Reel	AS7C316096A -10TINTR

9