AT17F16A

Atmel

FPGA Configuration Flash Memory

DATASHEET

Features

- Programmable 16,777, 216 x 1-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs)
- 3.3V Output Capability
- 5.0V Tolerant I/O Pins
- Program Support using the Atmel ATDH2200E System, ATDH2225 ISP Cable, or Third-party Programmers
- In-System Programmable (ISP) via 2-wire Bus
- Simple Interface to SRAM FPGAs
- Compatible with Atmel AT40K and AT94K Devices, Altera[®] FLEX[®], Excalibur[™], Stratix[®], Cyclone[™] and APEX[™] Devices
- Cascadable Read-back to Support Additional Configurations or Higher-density Arrays
- Low-power CMOS FLASH Process
- Available in 8-pad LAP and 20-lead PLCC Packages
- Emulation of the Atmel AT24C Serial EEPROMs
- Low-power Standby Mode
- Single Device Capable of Holding Four Bitstream Files Allowing Simple System Reconfiguration
- Fast Serial Download Speeds up to 33MHz
- Endurance: 10,000 Write Cycles Typical
- Green (Pb/Halide-free/RoHS Compliant) Packages

Description

The Atmel[®] AT17F16A In-System Programmable Configuration PROMs (Configurators) provide an easy-to-use, cost-effective configuration memory solution for FPGAs. The AT17F16A is packaged in the 8-pad LAP and 20-lead PLCC (Table 1). The AT17F16A uses a simple serial-access procedure to configure one or more FPGA devices.

The AT17F16A can be programmed with industry-standard programmers, the Atmel ATDH2200E Programming Kit, or the Atmel ATDH2225 ISP Cable.

Table 1. AT17F16A Series Packages

Package	AT17F16A
8-pad LAP	Yes
20-lead PLCC	Yes

1. Pin Configurations

Table 1-1. Pin Descriptions

Pin	Description
DATA ⁽¹⁾	Three-state DATA output for FPGA Configuration. Open-collector bi-directional pin for configuration programming.
DCLK ⁽¹⁾	Three-state Clock . Functions as an input when the Configurator is in programming mode (i.e. SER_EN is Low) and as an output during FPGA configuration.
PAGE_EN ⁽²⁾	Enable Page Download Mode Input. When PAGE_EN is high the configuration download address space is partitioned into four equal pages. This gives users the ability to easily store and retrieve multiple configuration bitstreams from a single configuration device. This input works in conjunction with the PAGESEL inputs. PAGE_EN must be remain low if paging is not desired. When SER_EN is Low (ISP mode) this pin has no effect.
PAGESEL[1:0] ⁽²⁾	Page Select Inputs. Used to determine which of the four memory pages are targeted during a serial configuration download. The address space for each of the pages is shown in Table 1-2. When SER_EN is Low (ISP mode) these pins have no effect.
RESET/OE ⁽¹⁾	Output Enable (Active High) and RESET (Active Low) when SER_EN is High. A Low level on RESET/OE resets both the address and bit counters. A High level (with nCS Low) enables the data output driver.
nCS ⁽¹⁾	Chip Enable Input (Active Low) . A Low level (with OE High) allows DCLK to increment the address counter and enables the data output driver. A High level on nCS disables both the address and bit counters and forces the device into a low-power standby mode. Note that this pin will <i>not</i> enable/disable the device in the 2-wire Serial Programming mode (SER_EN Low).
GND	Ground. A 0.2 μF decoupling capacitor between V_{CC} and GND is recommended.
nCASC	Cascade Select Output (when SER_EN is High). This output goes Low when the internal address counter has reached its maximum value. If the PAGE_EN input is set High, the maximum value is the highest address in the selected partition. The PAGESEL[1:0] inputs are used to make the four partition selections. If the PAGE_EN input is set Low, the device is not partitioned and the address maximum value is the highest address in the device (Table 1-2). In a daisy chain of the AT17FxxxA Series devices, the nCASC pin of one device must be connected to the nCS input of the next device in the chain. It will stay Low as long as nCS is Low and OE is High. It will then follow nCS until OE goes Low; thereafter, nCASC will stay High until the entire EEPROM is read again.
A2 ⁽¹⁾	Device Selection Input, (when SER_EN Low). The input is used to enable (or chip select) the device during programming (i.e., when SER_EN is Low). Refer to the Atmel AT17FxxxA Programming Specification available at www.atmel.com for additional details.
READY	Open Collector Reset State Indicator . Driven Low during power-up reset, released when power-up is complete. (recommended $4.7k\Omega$ pull-up on this pin if used).
SER_EN ⁽¹⁾	Serial Enable Input. Must remain High during FPGA configuration operations. Bringing $\overline{SER_EN}$ Low enables the 2-Wire Serial Programming Mode. For non-ISP applications, $\overline{SER_EN}$ should be tied to V_{CC} .
V _{CC}	Device Power Supply. +3.3V (±10%)

Notes: 1. Internal $20K\Omega$ pull-up resistor

2. Internal 30KΩ pull-up resistor




Table 1-2. Address Space PAGESEL[1:0]

Paging Decodes	AT17F16A (16Mb)
PAGESEL = 00, PAGE_EN = 1	00000 – 3FFFFh
PAGESEL = 01, PAGE_EN = 1	40000 – 7FFFh
PAGESEL = 10, PAGE_EN = 1	80000 – BFFFFh
PAGESEL = 11, PAGE_EN = 1	C0000 – FFFFFh
PAGESEL = XX, PAGE_EN = 0	00000 – FFFFh

Table 1-3. **Pin Configurations**

Name	I/O	8-pad LAP	20-lead PLCC
DATA	I/O	1	2
DCLK	I/O	2	4
PAGE_EN	I	—	16
PAGESEL0	I	—	11
PAGESEL1	I	—	7
RESET/OE	I	3	8
nCS	I	4	9
GND		5	10
nCASC	0	6	12
A2	I	6	12
READY	0	_	15
SER_EN	I	7	18
V _{CC}	_	8	20


Figure 1-1. **Pinouts**



Atmel

2. Block Diagram

Figure 2-1. Block Diagram





3. Device Description

The control signals for the configuration memory device (nCS, RESET/OE and DCLK) interface directly with the FPGA device control signals. All FPGA devices can control the entire configuration process and retrieve data from the configuration device without requiring an external intelligent controller.

The RESET/OE and nCS pins control the tri-state buffer on the DATA output pin and enable the address counter. When RESET/OE is driven Low, the configuration device resets its address counter and tri-states its DATA pin. The nCS pin also controls the output of the AT17F16A. If nCS is held High after the RESET/OE reset pulse, the counter is disabled and the DATA output pin is tri-stated. When OE is subsequently driven High, the counter and the DATA output pin are enabled. When RESET/OE is driven Low again, the address counter is reset and the DATA output pin is tri-stated, regardless of the state of nCS.

When the configurator has driven out all of its data and nCASC is driven Low, the device tri-states the DATA pin to avoid contention with other configurators. Upon power-up, the address counter is automatically reset.

4. FPGA Master Serial Mode Summary

The I/O and logic functions of any SRAM-based FPGA are established by a configuration program. The program is loaded either automatically upon power-up, or on command, depending on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the configuration program from an external memory. The AT17F16A Serial Configuration PROM has been designed for compatibility with the Master Serial mode.

This document discusses the configurator used in Altera applications.

5. Control of Configuration

Most connections between the FPGA device and the AT17FxxA Serial Configurator PROM are simple and self-explanatory.

- The DATA output of the AT17F16A Configurator drives DIN of the FPGA devices.
- The DCLK output of the AT17F16A device drives the DCLK input data of the FPGA.
- The nCASC output of a AT17F16A Configurator drives the nCS input of the next Configurator in a cascade chain of configurator devices.
- SER_EN must be at logic High level (internal pull-up resistor provided) except during ISP.
- The READY pin is available as an open-collector indicator of the device's reset status; it is driven Low while the device is in its power-on reset cycle and released (tri-stated) when the cycle is complete.
- PAGE_EN must REMAIN Low if download paging is not desired. If paging is desired, PAGE_EN must be High and the PAGESEL pins must be set to High or Low such that the desired page is selected, (Table 1-2).

6. Cascading Serial Configuration Devices

For multiple FPGAs configured as a daisy-chain or for FPGAs requiring larger configuration memories, cascaded configurators provide additional memory.

After the last bit from the first configurator is read, the clock signal to the configurator asserts its nCASC output Low and disables its DATA line driver. The second configurator recognizes the Low level on its nCS input and enables its DATA output.

After configuration is complete, the address counters of all cascaded configurators are reset if the RESET/OE on each configurator is driven to its active (Low) level.

If the address counters are not to be reset upon completion, then the RESET/OE input can be tied to its inactive (High) level.



7. Programming Mode

The programming mode is entered by bringing \overline{SER}_{EN} Low. In this mode the chip can be programmed by the 2-wire serial bus. The programming is done at V_{CC} supply only. Programming super voltages are generated inside the chip. The AT17F16A is read/write at 3.3V nominal. Refer to the AT17F(A) Programming Specification available on www.atmel.com for more programming details. AT17F16A is supported by the Atmel ATDH2200 programming system along with many third party programmers.

8. Standby Mode

The AT17F16A enters a low-power standby mode whenever SER_EN is High and nCS is asserted High. In this mode, the AT17F16A typically consumes less than 3mA of current at 3.3V. The output remains in a high-impedance state regardless of the state of the OE input.



9. Electrical Specifications

9.1 Absolute Maximum Ratings*

Operating Temperature40°C to +85°C
Storage Temperature
Voltage on Any Pin with Respect to Ground
Supply Voltage (V $_{\rm CC}$)
Maximum Soldering Temp. (10 sec. @ 1/16in.)
ESD (R _{ZAP} = 1.5K, C _{ZAP} = 100pF) 2000V

*Notice: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.

9.2 Operating Conditions

Table 9-1.Operating Conditions

Symbol	Description		Max	Units
V _{CC}	Supply voltage relative to GND -40°C to +85°C	2.97	3.63	V

9.3 DC Characteristics

Table 9-2. DC Characteristics

Symbol	Description	Min	Max	Units
V _{IH}	High-level Input Voltage	2.0	V _{cc}	V
V _{IL}	Low-level Input Voltage	0	0.8	V
V _{OH}	High-level Output Voltage (I _{OH} = -2.0mA)	2.4		V
V _{OL}	Low-level Output Voltage (I _{OL} = +3.0mA)		0.4	V
I _{CCA}	Supply Current, Active Mode at Frequency Maximum		50	mA
ΙL	Input or Output Leakage Current (V_{IN} = V_{CC} or GND)	-10	10	μA
I _{CCS}	Supply Current, Standby Mode		3	mA

9.4 AC Characteristics

Symbol	Description	Min	Тур	Max	Units
T _{OE} ⁽¹⁾	OE to Data Delay			55	ns
T _{CE} ⁽¹⁾	nCS to Data Delay			60	ns
T _{CAC} ⁽¹⁾	DCLK to Data Delay			30	ns
Т _{ОН}	Data Hold from nCS, OE, or DCLK	0			ns
T _{DF} ⁽²⁾	nCS or OE to Data Float Delay			15	ns
T _{LC}	DCLK Low Time	15			ns
T _{HC}	DCLK High Time	15			ns
T _{SCE}	nCS Setup Time to DCLK (to guarantee proper counting)	25			ns
T _{HCE}	nCS Hold Time from DCLK (to guarantee proper counting)	0			ns
T _{HOE}	RESET/OE Low Time (guarantees counter is reset)	20			ns
F _{MAX}	Maximum Input Clock Frequency $\overline{\text{SEREN}} = 0$ (in 2-wire mode)			10	MHz
T _{WR}	Write Cycle Time ⁽³⁾		12		μs
T _{EC}	Erase Cycle Time ⁽³⁾		33		S

Table 9-3. AC Characteristics

Notes: 1. AC test load = 50pF.

2. Float delays are measured with 5pF AC loads. Transition is measured ±200mV from steady-state active levels.

3. See the AT17F(A) Programming Specification for procedural information.


Table 9-4. AC Characteristics When Cascading

Symbol	Description	Min	Мах	Units
T _{CDF} ⁽²⁾	DCLK to Data Float Delay	-	50	ns
T _{OCK} ⁽¹⁾	DCLK to nCASC Delay	-	55	ns
T _{OCE} ⁽¹⁾	nCS to nCASC Delay	-	40	ns
T _{OOE} ⁽¹⁾	RESET/OE to nCASC Delay	-	35	ns

Notes: 1. AC test load = 50pF.

 Float delays are measured with 5pF AC loads. Transition is measured ± 200mV from steady-state active levels.










Figure 9-2. AC Waveforms when Cascading



10. Ordering Information

10.1 Ordering Code Detail



10.2 Ordering Information


Memory Size	ory Size Atmel Ordering Code Lead Finish Package		Voltage	Operation Range	
16-Mbit	AT17F16A-30CU	Sn	8CN4	2 2\/	Industrial
I O-IVIDIL	AT17F16A-30JU	(Lead-free/Halogen-free)	20J	20J 3.3V	(-40°C to 85°C)


	Package Type
8CN4	8-pad, 6.00mm x 6.00mm x 1.04mm, Leadless Array Package (LAP) Pin-compatible with 8-lead SOIC/VOIC Packages
20J	20-lead, Plastic J-leaded Chip Carrier (PLCC)



11. Packaging Information

11.1 8CN4 — 8-pad LAP







12. Revision History

Doc Rev	Date	Comments
3474F	01/2015	Removed commercial and 32-lead TQFP package options. Updated the 8CN4 package outline drawing, template, Atmel logos, and disclaimer page. Added an ordering code detail.
3474E	02/2008	Removed -30JC and 30JI devices from ordering information.
3474D	08/2007	Removed -30CC and -30CI devices from ordering information. Announced last-time buy for -30JC and -30JI devices.
3474C	03/2006	Added last-time buy for AT17F16A-30CC and AT17F16A-30CI.

