

Features

- Fast read access time – 70ns
- Low-power CMOS operation
 - 100µA max standby
 - 30mA max active at 5MHz
- JEDEC standard packages
 - 32-lead PDIP
 - 32-lead PLCC
- 5V ± 10% supply
- High-reliability CMOS technology
 - 2000V ESD protection
 - 200mA latchup immunity
- Rapid programming algorithm – 100µs/byte (typical)
- CMOS- and TTL-compatible inputs and outputs
- Industrial temperature range
- Green (Pb/halide-free) packaging option

1. Description

The Atmel® AT27C040 is a low-power, high-performance, 4,194,304-bit, One-Time Programmable, Read-Only Memory (OTP EPROM) organized as 512K by 8 bits. The AT27C040 requires only one 5V power supply in normal Read mode operation. Any byte can be accessed in less than 70ns, eliminating the need for speed reducing wait states on high-performance microprocessor systems.

The Atmel scaled CMOS technology provides low active power consumption and fast programming. Power consumption is typically 8mA in active mode and less than 10µA in standby mode.

The AT27C040 is available in a choice of industry standard, JEDEC-approved, PDIP and PLCC packages. The device features two-line control (\overline{CE} , \overline{OE}) to eliminate bus contention in high-speed systems.

The AT27C040 has additional features to ensure high quality and efficient production use. The rapid programming algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100µs/byte. The integrated product identification code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

2. Pin Configurations and Pinouts


Pin Name	Function
V _{PP}	Peak to Peak Voltage
A ₀ - A ₁₈	Address Inputs
O ₀ - O ₇	Outputs
GND	Ground
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
V _{CC}	Device Power Supply



3. Switching Considerations

Switching between active and standby conditions via the Chip Enable ($\overline{\text{CE}}$) pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device nonconformance. At a minimum, a 0.1 μF , high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and ground terminals of the device — as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

4. Block Diagram



5. Absolute maximum ratings*

Temperature under bias -55°C to +125°C
 Storage temperature -65°C to +150°C

Voltage on any pin with respect to ground. -2.0V to +7.0V

Voltage on A₉ with respect to ground -2.0V to +14.0V

V_{PP} supply voltage with respect to ground. -2.0V to +14.0V

*Notice: Stresses beyond those listed under “Absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

6. Electrical Characteristics

6.1 DC and AC characteristics

Table 6-1. Operating modes

Mode/Pin	\overline{CE}	\overline{OE}	Ai	V _{PP}	Outputs
Read	V _{IL}	V _{IL}	Ai	X ⁽¹⁾	D _{OUT}
Output Disable	X	V _{IH}	X	X	High Z
Standby	V _{IH}	X	X	X	High Z
Rapid Program ⁽²⁾	V _{IL}	V _{IH}	Ai	V _{PP}	D _{IN}
PGM Verify	X	V _{IL}	Ai	V _{PP}	D _{OUT}
PGM Inhibit	V _{IH}	V _{IH}	X	V _{PP}	High Z
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	A ₉ = V _H ⁽³⁾ A ₀ = V _{IH} or V _{IL} A ₁ – A ₁₈ = V _{IL}	X	Identification Code

- Notes:
1. X can be V_{IL} or V_{IH}.
 2. Refer to programming characteristics.
 3. V_H = 12.0 ± 0.5V.
 4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A₉, which is set to V_H, and A₀, which is toggled low (V_{IL}) to select the manufacturer’s identification byte and high (V_{IH}) to select the device code byte.

6.2 DC and AC Operating Conditions for Read Operation

	Atmel AT27C040-70	Atmel AT27C040-90
Industrial Operating Temperature (Case)	-40°C to 85°C	-40°C to 85°C
V _{CC} Power Supply	5V ± 10%	5V ± 10%

6.3 DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}		±1	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0V to V _{CC}		±5	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	V _{PP} = V _{CC}		10	μA
I _{SB}	V _{CC1} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
		I _{SB2} (TTL), $\overline{CE} = 2.0$ to V _{CC} + 0.5V		1	mA
I _{CC}	V _{CC} Active Current	f = 5MHz, I _{OUT} = 0mA, $\overline{CE} = V_{IL}$		30	mA
V _{IL}	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400μA	2.4		V


- Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP}, and removed simultaneously with or after V_{PP}.
 2. V_{PP} may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of I_{CC} and I_{PP}.

6.4 AC Characteristics for Read Operation

Symbol	Parameter	Condition	Atmel AT27C040				Units
			-70		-90		
			Min	Max	Min	Max	
t _{ACC} ⁽¹⁾	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		70		90	ns
t _{CE} ⁽¹⁾	\overline{CE} to Output Delay	$\overline{OE} = V_{IL}$		70		90	ns
t _{OE} ⁽¹⁾	\overline{OE} to Output Delay	$\overline{CE} = V_{IL}$		30		35	ns
t _{DF} ⁽¹⁾	\overline{OE} or \overline{CE} High to Output Float; whichever occurred first.			20		20	ns
t _{OH}	Output Hold from Address, \overline{CE} or \overline{OE} ; whichever occurred first.		0		0		ns

- Note: 1. See AC waveforms for read operation.

Figure 6-1. AC Waveforms for Read Operation⁽¹⁾



- Notes:
1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
 2. \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} .
 3. \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the address is valid without impact on t_{ACC} .
 4. This parameter is only sampled, and is not 100% tested.
 5. Output float is defined as the point when data is no longer driven.

Figure 6-2. Input Test Waveforms and Measurement Levels




Figure 6-3. Output Test Load




Table 6-2. Pin Capacitance

f = 1MHz, T = 25°C⁽¹⁾

Symbol	Typ	Max	Units	Conditions
C _{IN}	4	8	pF	V _{IN} = 0V
C _{OUT}	8	12	pF	V _{OUT} = 0V

- Note:
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Figure 6-4. Programming Waveforms⁽¹⁾



- Notes:
1. The input timing reference is 0.8V for V_{IL} and 2.0V for V_{IH}.
 2. t_{OE} and t_{DFP} are characteristics of the device, but must be accommodated by the programmer.
 3. When programming the AT27C040, a 0.1μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

Table 6-3. DC Programming Characteristics

T_A = 25 ± 5°C, V_{CC} = 6.5 ± 0.25V, V_{PP} = 13.0 ± 0.25V.

Symbol	Parameter	Test Conditions	Limits		Units
			Min	Max	
I _{LI}	Input Load Current	V _{IN} = V _{IL} , V _{IH}		±10	μA
V _{IL}	Input Low Level		-0.6	0.8	V
V _{IH}	Input High Level		2.0	V _{CC} + 0.7	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400μA	2.4		V
I _{CC2}	V _{CC} Supply Current (Program And Verify)			40	mA
I _{PP2}	V _{PP} Supply Current	$\overline{\text{CE}} = \text{V}_{\text{IL}}$		20	mA
V _{ID}	A ₉ Product Identification Voltage		11.5	12.5	V

Table 6-4. AC Programming Characteristics $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.5 \pm 0.25\text{V}$, $V_{PP} = 13.0 \pm 0.25\text{V}$

Symbol	Parameter	Test Conditions ⁽¹⁾	Limits		Units
			Min	Max	
t_{AS}	Address Setup Time	Input rise and fall times: (10% to 90%) 20ns	2		μs
t_{OES}	\overline{OE} Setup Time		2		μs
t_{DS}	Data Setup Time		2		μs
t_{AH}	Address Hold Time	Input pulse levels: 0.45V to 2.4V	0		μs
t_{DH}	Data Hold Time		2		μs
t_{DFP}	\overline{OE} High to Output Float Delay ⁽²⁾		0	130	ns
t_{VPS}	V_{PP} Setup Time	Input timing reference level: 0.8V to 2.0V	2		μs
t_{VCS}	V_{CC} Setup Time		2		μs
t_{PW}	\overline{CE} Program Pulse Width ⁽³⁾	Output timing reference level: 0.8V to 2.0V	95	105	μs
t_{OE}	Data Valid from \overline{OE} ⁽²⁾			150	ns
t_{PRT}	V_{PP} Pulse Rise Time During Programming		50		ns

- Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously with or after V_{PP} .
2. This parameter is only sampled, and is not 100% tested. Output float is defined as the point where data is no longer driven. See timing diagram.
3. Program pulse width tolerance is $100\mu\text{s} \pm 5\%$.

Table 6-5. Atmel AT27C040 Integrated Product Identification Code

Codes	Pins									Hex Data
	A ₀	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁	O ₀	
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	0B

7. Rapid programming algorithm

A $100\mu\text{s}$ $\overline{\text{CE}}$ pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one $100\mu\text{s}$ $\overline{\text{CE}}$ pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to ten successive $100\mu\text{s}$ pulses are applied with a verification after each pulse. If the byte fails to verify after ten pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.

Figure 7-1. Rapid Programming Algorithm



8. Ordering Information

Green Package Option (Pb/Halide-free)

Atmel Ordering Code	Package	t_{ACC} (ns)	I_{CC} (mA)		Lead Finish	Operation Range
			Active	Standby		
AT27C040-70JU	32J	70	30	0.1	Matte Tin	Industrial (-40°C to 85°C)
AT27C040-70PU	32P6					
AT27C040-90JU	32J	90	30	0.1	Matte Tin	Industrial (-40°C to 85°C)
AT27C040-90PU	32P6					

Package Type	
32J	32-lead, plastic, J-leaded Chip Carrier (PLCC)
32P6	32-lead, 0.600" wide, plastic, Dual Inline (PDIP)

9. Package information

9.1 32J — 32-lead PLCC



9.2 32P6 — 32-lead PDIP



Notes:

- Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

11/28/11

Atmel

Package Drawing Contact:
packagedrawings@atmel.com

TITLE

32P6, 32-lead, 0.600"/15.24 mm Wide Plastic Dual
Inline Package (PDIP)

GPC

PLU

DRAWING NO.

32P6

REV.

C

10. Revision History

Doc. Rev.	Date	Comments
0189J	10/2012	Update 32P6 package outline drawing. Update template and Atmel logo.
0189I	04/2011	Remove TSOP package. Add lead finish to ordering information.
0189H	12/2007	Datasheet revision.