Features

- Fast read access time 90ns
- Low-power CMOS operation
 - 100µA max standby
 - 40mA max active at 5MHz
- JEDEC standard packages
 - 32-lead PLCC
 - 32-lead PDIP
- $5V \pm 10\%$ supply
- High-reliability CMOS technology
 - 2,000V ESD protection
 - 200mA latchup immunity
- Rapid programming algorithm 50µs/byte (typical)
- CMOS- and TTL-compatible inputs and outputs
- Integrated product identification code
- · Industrial temperature range
- Green (Pb/halide-free) packaging option

1. Description

The Atmel[®] AT27C080 is a low-power, high-performance 8,388,608-bit, one-time programmable, read-only memory (OTP EPROM) organized as 1M by 8 bits. The AT27C080 requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 90ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

The Atmel scaled CMOS technology provides low active power consumption and fast programming. Power consumption is typically 10mA in active mode and less than $10\mu A$ in standby mode.

The AT27C080 is available in a choice of industry standard, JEDEC-approved, one-time programmable (OTP) PLCC and PDIP packages. All devices feature two-line control ($\overline{\text{CE}}$, $\overline{\text{OE}}$) to give designers the flexibility to prevent bus contention.


With high-density, 8Mb storage capability, the AT27C080 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

The AT27C080 has additional features to ensure high quality and efficient production use. The rapid programming algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50µs/byte. The integrated product identification code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.



8Mb (1M x 8)
One-time
Programmable,
Read-only Memory

Atmel AT27C080








2. Pin configurations


Pin name	Function
A0 - A19	Addresses
00 - 07	Outputs
CE	Chip enable
OE/VPP	Output enable/Program supply



3. System considerations

Switching between active and standby conditions via the chip enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device nonconformance. At a minimum, a $0.1\mu\text{F}$, high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a $4.7\mu\text{F}$ bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Figure 3-1. Block diagram



4. Absolute maximum ratings*

Temperature under bias55°C to +125°C
Storage temperature65°C to +150°C
Voltage on any pin with respect to ground2.0V to +7.0V ⁽¹⁾
Voltage on A9 with respect to ground2.0V to +14.0V ⁽¹⁾
V_{pp} supply voltage with respect to ground2.0V to +14.0V ⁽¹⁾
Integrated UV erase dose

*NOTICE: Stresses beyond those listed under "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended

periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is $V_{CC} + 0.75V$ DC, which may overshoot to +7.0V for pulses of less than 20ns.

5. DC and AC characteristics

Table 5-1. Operating modes

Mode/Pin	Œ	OE/V _{PP}	Ai	Outputs
Read	V _{IL}	V _{IL}	Ai	D _{OUT}
Output disable	X	V _{IH}	X ⁽¹⁾	High Z
Standby	V _{IH}	×	×	High Z
Rapid program ⁽²⁾	V _{IL}	V_{PP}	Ai	D _{IN}
PGM verify	V _{IL}	V _{IL}	Ai	D _{OUT}
PGM inhibit	V _{IH}	V_{PP}	×	High Z
Product identification ⁽⁴⁾	V _{IL}	V _{IL}	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A19 = V_{IL}$	Identification code

Notes: 1. X can be V_{II} or V_{IH} .

- 2. Refer to programming characteristics.
- 3. $V_H = 12.0 \pm 0.5 V$.
- 4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}) , except A9, which is set to $V_{H'}$, and A0, which is toggled low (V_{IL}) to select the manufacturer's identification byte and high (V_{IH}) to select the device code byte.

Table 5-2. DC and AC operating conditions for read operation

	Atmel AT27C080-90
Industrial operating temperature (case)	-40·C - 85·C
V _{CC} power supply	5V ± 10%





Table 5-3. DC and operating characteristics for read operation


Symbol	Parameter Condition		Min	Max	Units
ILI	Input load current	$V_{IN} = 0V \text{ to } V_{CC} \text{ (Com., Ind.)}$		±1.0	μА
I _{LO}	Output leakage current	$V_{OUT} = 0V \text{ to } V_{CC} \text{ (Com., Ind.)}$		±5.0	μΑ
)/ (1) standby surrent	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
I _{SB}	V _{CC} ⁽¹⁾ standby current	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5 V		1.0	mA
I _{CC}	V _{CC} active current	$f = 5MHz$, $I_{OUT} = 0mA$, $\overline{CE} = V_{IL}$		40	mA
V _{IL}	Input low voltage		-0.6	0.8	V
V _{IH}	Input high voltage		2.0	V _{CC} + 0.5	V
V _{OL}	Output low voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output high voltage	Ι _{ΟΗ} = -400μΑ	2.4		V

Note: 1. V_{CC} must be applied simultaneously or before \overline{OE}/V_{PP} , and removed simultaneously or after \overline{OE}/V_{PP}

Table 5-4. AC characteristics for read operation

			Atmel AT2	7C080-90	
Symbol	Parameter	Condition	Min	Max	Units
t _{ACC} ⁽⁴⁾	Address to output delay	$\overline{CE} = \overline{OE}/V_{PP}$ $= V_{IL}$		90	ns
t _{CE} ⁽³⁾	CE to output delay	OE = V _{IL}		90	ns
t _{OE} ⁽³⁾⁽⁴⁾	OE to output delay	CE = V _{IL}		20	ns
t _{DF} ⁽²⁾⁽⁵⁾	OE or CE high to output float, whichever oc		30	ns	
t _{OH}	Output hold from address, $\overline{\text{CE}}$ or $\overline{\text{OE}}/\text{V}_{\text{PP}}$, wh	0		ns	


Figure 5-1. AC waveforms for read operation⁽¹⁾



Notes:


- 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
- 2. t_{DF} is specified form \overline{OE}/V_{pp} or \overline{CE} , whichever occurs first. Output float is defined as the point when data is no longer driven.
- 3. $\overline{\text{OE}}/\text{N}_{PP}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} .
- 4. $\overline{\text{OE}}/\text{V}_{PP}$ may be delayed up to $t_{ACC}^ t_{OE}$ after the address is valid without impact on t_{ACC}^-
- 5. This parameter is only sampled and is not 100% tested.

Figure 5-2. Input test waveform and measurement levels



 t_R , t_F < 20ns (10% to 90%)

Figure 5-3. Output test load



Note: CL = 100pF including jig capacitance.




Table 5-5. Pin capacitance f = 1MHz, $T = 25^{\circ}C^{(1)}$

Symbol	Тур	Max	Units	Conditions
C _{IN}	4	8	pF	$V_{IN} = OV$
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Figure 5-4. Programming waveforms



Notes: 1. The input timing reference is 0.8V for V_{\parallel} and 2.0V for $V_{\parallel H}$.

2. t_{OE} and t_{DFP} are characteristics of the device, but must be accommodated by the programmer.

Table 5-6. DC programming characteristics

$$T_A = 25 \pm 5$$
°C, $V_{CC} = 6.5 \pm 0.25$ V, $\overline{OE}/V_{PP} = 13.0 \pm 0.25$ V

			Limits		
Symbol	Parameter	Test Conditions	Min	Max	Units
I _{LI}	Input load current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ
$V_{\rm IL}$	Input low level		-0.6	0.8	V
V_{IH}	Input high level		2.0	V _{CC} + 1.0	V
V _{OL}	Output low voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output high voltage	I _{OH} = -400μA	2.4		V
I _{CC2}	V _{CC} supply current (program and verify)			40	mA
I _{PP2}	ŌĒ/V _{pp} supply current	CE = V _{IL}		25	mA
V _{ID}	A9 product identification voltage		11.5	12.5	V

Table 5-7. AC programming characteristics

 $T_A = 25 \pm 5$ °C, $V_{CC} = 6.5 \pm 0.25$ V, $\overline{OE}/V_{PP} = 13.0 \pm 0.25$ V

			Lin	Limits		
Symbol	Parameter	Test conditions ⁽¹⁾	Min	Max	Units	
t _{AS}	Address setup time		2.0		μs	
t _{OES}	○E/V _{PP} setup time		2.0		μs	
t _{OEH}	ŌE/V _{PP} hold time	Input rise and fall times:	2.0		μs	
t _{DS}	Data setup time	(10% to 90%) 20ns	2.0		μs	
t _{AH}	Address hold time	Input pulse levels:	0.0		μs	
t _{DH}	Data hold time	0.45V to 2.4V	2.0		μs	
t _{DFP}	CE high to output float delay ⁽²⁾		0.0	130	ns	
t _{VCS}	V _{CC} setup time	Input timing reference level: 0.8V to 2.0V	2.0		μs	
t _{PW}	CE program pulse width ⁽³⁾	0.0 v to 2.0 v	47.5	52.5	μs	
t _{DV}	Data valid from CE	Output timing reference level:		1.0	μs	
t_{VR}	○E/V _{PP} recovery time	0.8V to 2.0V	2.0		ns	
t _{PRT}	OE/V _{PP} pulse rise time during programming		50		ns	

Notes:

- 1. V_{CC} must be applied simultaneously with or before \overline{OE}/V_{PP} and removed simultaneously with or after \overline{OE}/V_{PP} .
- 2. This parameter is only sampled, and is not 100% tested. Output float is defined as the point where data is no longer driven. See timing diagram.
- 3. Program pulse width tolerance is $50\mu s \pm 5\%$.

Table 5-8. The Atmel AT27C080 integrated product identification code

		Pins								
Codes	A0	07	O6	O5	04	О3	O2	01	00	Hex data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device type	1	1	0	0	0	1	0	1	0	8A






6. Rapid programming algorithm

A 50 μ s $\overline{\text{CE}}$ pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and $\overline{\text{OE}}/V_{PP}$ is raised to 13.0V. Each address is first programmed with one 50 μ s $\overline{\text{CE}}$ pulse without verification. Then a verification reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 50 μ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. $\overline{\text{OE}}/V_{PP}$ is then lowered to V_{IL} and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.

Figure 6-1. Rapid programming algorithm



7. Ordering information

Green package (Pb/halide-free)

t _{ACC}	I _{CC} (mA)		I _{CC} (mA)					
(ns)	Active	Standby	Atmel ordering code	Package	Lead finish	Operation range		
90	40	0.1	AT27C080-90JU	32J	Matte tin	Industrial		
90	40	0.1	AT27C080-90PU	32P6	Matte tin	(-40°C to 85°C)		


	Package type			
32J 32-lead, plastic, J-leaded chip carrier (PLCC)				
32P6 32-lead, 0.600" wide, plastic, dual inline package (PDIP)				





8. Package information

32J – PLCC



Notes:

- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

TITLE

COMMON DIMENSIONS (Unit of Measure = mm)

0.318(0.0125) 0.191(0.0075)

■ A1

(Offit of Measure = Illill)					
SYMBOL	MIN	NOM	MAX	NOTE	
А	3.175	_	3.556		
A1	1.524	_	2.413		
A2	0.381	_	_		
D	12.319	_	12.573		
D1	11.354	_	11.506	Note 2	
D2	9.906	_	10.922		
Е	14.859	_	15.113		
E1	13.894	_	14.046	Note 2	
E2	12.471	_	13.487		
В	0.660	_	0.813		
B1	0.330	_	0.533		
е	1.270 TYP				

10/04/01


H	~	0	
ľ		ᆫ	u

Package Drawing Contact: packagedrawings atmel.com

32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)

DRAWING NO.	REV.
32J	В

32P6 - PDIP





9. Revision history

Doc. Rev.	Date	Comments
0360N	04/2015	Correct PDIP and PLCC pinouts.
		Update the 32P6 package outline drawing and the Atmel logos.
0360M	04/2011	Remove TSOP package
		Add lead finish to ordering information
0360L	12/2007	