Features

- Fast read access time 45ns
- Low-power CMOS operation
 - 100µA max standby
 - 30mA max active at 5MHz
- JEDEC standard packages
 - 40-lead PDIP
 - 44-lead PLCC
- Direct upgrade from 512K (Atmel[®] AT27C516) EPROM
- 5V ± 10% power supply
- High-reliability CMOS technology
 - 2000V ESD protection
 - 200mA latchup immunity
- Rapid programming algorithm 100µs/word (typical)
- CMOS- and TTL-compatible inputs and outputs
- Integrated product identification code
- Industrial and automotive temperature ranges
- Green (Pb/halide-free) packaging option

1. Description

The Atmel AT27C1024 is a low-power, high-performance 1,048,576-bit, one-time programmable, read-only memory (OTP EPROM) organized as 64K by 16 bits. It requires only one 5V power supply in normal read mode operation. Any word can be accessed in less than 45ns, eliminating the need for speed reducing WAIT states. The x16 organization makes this part ideal for high-performance, 16- and 32-bit microprocessor systems.

In read mode, the AT27C1024 typically consumes 15mA. Standby mode supply current is typically less than 10μ A.

The AT27C1024 is available in industry-standard, JEDEC-approved, one-time programmable (OTP) PDIP and PLCC packages. The device features two-line control (\overline{CE} , \overline{OE}) to eliminate bus contention in high-speed systems.

With high-density, 64K word storage capability, the AT27C1024 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

The AT27C1024 has additional features to ensure high quality and efficient production use. The rapid programming algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100µs/word. The integrated product identification code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.



1Mb (64K x 16) One-time Programmable Read-only Memory

Atmel AT27C1024








2. Pin configurations

Diaman	Europhic a	44-lead PLCC	40-lead PDIP	
Pin name	Function	Top view	Top view	
A0 - A15	Addresses	တ န က ၉ လ ဂ 🛓 က န		
00 - 015	Outputs	П 013 ССС О13 О15 О15 О15 О15 О15 О15 О15 О15 О13 О15 О13 О13 О13 О13 О13 О13 О13 О13 О13 О13		
CE	Chip enable		O15 🗆 3 38 🗆 NG	С
ŌĒ	Output enable	011 🛛 8 38 🗆 A12 010 🗆 9 37 🗆 A11	O14 ☐ 4 37 ☐ A1 O13 ☐ 5 36 ☐ A1	
PGM	Program strobe	O9 🗆 10 36 🗖 A10	O12 6 35 A1 O11 7 34 A1	
NC	No connect	O8 11 35 A9 GND 12 34 GND	O10 🗌 8 33 🗋 A1	11
Note: Both C conner	GND pins must be cted.	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	09 9 32 A1 08 10 31 A8 GND 11 30 GI 07 12 29 A8 06 13 28 A7 05 14 27 A6 04 15 26 A8 03 16 25 A4 02 17 24 A3 01 18 23 A2	9 ND 8 7 6 5 4 3
			01 [18 23] A2 00 [19 22] A1 OE [20 21] A0	1

3. System considerations

Switching between active and standby conditions via the chip enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device nonconformance. At a minimum, a 0.1μ F, high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.



4. Absolute maximum ratings*

Temperature under bias55°C to + 125°C Storage temperature65°C to + 150°C	*NOTICE: Stresses beyond those listed under "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those
Voltage on any pin with respect to ground2.0V to + 7.0V ⁽¹⁾	indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Voltage on A9 with respect to ground2.0V to + 14.0V ⁽¹⁾	
V_{pp} supply voltage with respect to ground2.0V to + 14.0V ⁽¹⁾	

Note: 1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to +7.0V for pulses of less than 20ns.

5. DC and AC characteristics

Table 5-1.Operating modes

Mode/Pin	CE	ŌĒ	PGM	Ai	V _{PP}	Outputs
Read	V _{IL}	V _{IL}	X ⁽¹⁾	Ai	Х	D _{OUT}
Output disable	Х	V _{IH}	Х	Х	Х	High Z
Standby	V _{IH}	Х	Х	Х	X ⁽⁵⁾	High Z
Rapid program ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	Ai	V _{PP}	D _{IN}
PGM verify	V _{IL}	V _{IL}	V _{IH}	Ai	V _{PP}	D _{OUT}
PGM inhibit	V _{IH}	Х	Х	Х	V _{PP}	High Z
Product identification ⁽⁴⁾	V _{IL}	V _{IL}	х	$\begin{array}{c} A9 = V_{H}^{(3)} \\ A0 = V_{IH} \text{ or } V_{IL} \\ A1 - A15 = V_{IL} \end{array}$	V _{cc}	Identification code

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to programming characteristics.

3. $V_{\rm H} = 12.0 \pm 0.5 V.$

4. Two identifier words may be selected. All Ai inputs are held low (V_{IL}) , except A9, which is set to $V_{H'}$ and A0, which is toggled low (V_{IL}) to select the manufacturer's identification word and high (V_{IH}) to select the device code word.

5. Standby V_{CC} current (I_{SB}) is specified with $V_{PP} = V_{CC}$. $V_{CC} > V_{PP}$ will cause a slight increase in I_{SB} .

Table 5-2. DC and AC operating conditions for read operation
--

		Atmel AT27C1024			
		-45	-70		
	Ind.	-40°C - 85°C	-40°C - 85°C		
Operating temp. (case)	Auto.				
V _{CC} power supply		5V ± 10%	5V ± 10%		





Symbol	Parameter	Condition		Min	Max	Units
1	Input load surrent		Ind.		±1	μA
ILI	Input load current	$V_{IN} = 0V \text{ to } V_{CC}$	Auto.		±5	μA
1	Output laskage surrent		Ind.		±5	μA
I _{LO}	Output leakage current	$V_{OUT} = 0V \text{ to } V_{CC}$	Auto.		±10	μA
(2)	V _{PP} ⁽¹⁾⁾ read/standby current	$V_{PP} = V_{CC}$	V _{PP} = V _{CC}			μA
) ((1) store allow a summark	I_{SB1} (CMOS), $\overline{CE} = V_{CP}$	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
I _{SB}	V _{CC} ⁽¹⁾ standby current	I_{SB2} (TTL), \overline{CE} = 2.0 to	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5V			mA
I _{CC}	V _{CC} active current	$f = 5MHz, I_{OUT} = 0mA,$	$f = 5MHz, I_{OUT} = 0mA, \overline{CE} = V_{IL}$			mA
V _{IL}	Input low voltage			-0.6	0.8	V
V _{IH}	Input high voltage			2.0	V _{CC} + 0.5	V
V _{OL}	Output low voltage	I _{OL} = 2.1mA			0.4	V
V _{OH}	Output high voltage	I _{OH} = -400μA		2.4		V

Table 5-3.DC and operating characteristics for read operation

Notes: 1. V_{CC} must be applied simultaneously with or before V_{pp} , and removed simultaneously with or after V_{pp} .


2. V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .

Table 5-4. AC characteristics for read operation

				Atmel AT	27C1024		
			-	-45 -70			
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t _{ACC} ⁽¹⁾	Address to output delay	$\overline{CE} = \overline{OE} = V_{IL}$		45		70	ns
t _{CE} ⁽¹⁾	CE to output delay	$\overline{OE} = V_{IL}$		45		70	ns
t _{OE} ⁽¹⁾	OE to output delay	$\overline{CE} = V_{IL}$		20		25	ns
t _{DF} ⁽¹⁾	OE or CE high to output float, whichever occurred first			20		25	ns
t _{OH}	Output hold from address, \overline{CE} or \overline{OE} , whichever occurred first				7		ns

Note: 1. See AC waveforms for read operation.

Figure 5-1. AC waveforms for read operation⁽¹⁾



- Notes: 1. Timing measurement reference level is 1.5V for -45. Input AC drive levels are $V_{IL} = 0.0V$ and $V_{IH} = 3.0V$. Timing measurement reference levels for all other speed grades are $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$. Input AC drive levels are $V_{IL} = 0.45V$ and $V_{IH} = 2.4V$.
 - 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE} .
 - 3. $\overline{\text{OE}}$ may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
 - 4. This parameter is only sampled, and is not 100% tested.
 - 5. Output float is defined as the point when data is no longer driven.


Table 5-5. Pin capacitance

 $f = 1MHz, T = 25°C^{(1)}$

Symbol	Тур	Max	Units	Conditions
CIN	4	10	pF	$V_{IN} = OV$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$


Note: 1. Typical values for nominal supply voltage. This parameter is only sampled, and is not 100% tested.

Figure 5-2. Input test waveforms and measurement levels









Note: 1. $C_L = 100 pF$ including jig capacitance, except -45 devices, where $C_L = 30 pF$.




Figure 5-4. Programming waveforms⁽¹⁾

Notes: 1. The input timing reference is 0.8V for $V_{\rm IL}$ and 2.0V for $V_{\rm IH}$

2. t_{OF} and t_{DFP} are characteristics of the device, but must be accommodated by the programmer.

3. When programming the Atmel AT27C1024, a 0.1µF capacitor is required across V_{PP} and ground to suppress sputious voltage transients. Table 5-6. DC programming characteristics $T_A = 25 \pm 5^{\circ}\text{C}, V_{CC} = 6.5 \pm 0.25\text{V}, V_{PP} = 13.0 \pm 0.25\text{V}$

			Limits		
Symbol	Parameter	Test conditions	Min	Max	Units
ILI	Input load current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA
V _{IL}	Input low level		-0.6	0.8	V
V _{IH}	Input high level		2.0	V _{CC} + 0.1	V
V _{OL}	Output low voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output high voltage	I _{OH} = -400μA	2.4		V
I _{CC2}	V _{CC} supply current (program and verify)			50	mA
I _{PP2}	V _{PP} supply current	$\overline{CE} = \overline{PGM} = V_{IL}$		30	mA
V _{ID}	A9 product identification voltage		11.5	12.5	V

Table 5-7. AC programming characteristics

$T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25V$, $V_{PP} = 13.0 \pm 0.25V$

			Lin	nits	
Symbol	Parameter	Test conditions ⁽¹⁾	Min	Max	Units
t _{AS}	Address setup time		2		μs
t _{CES}	CE setup time		2		μs
t _{OES}	OE setup time	Input rise and fall times (10% to 90%) 20ns	2		μs
t _{DS}	Data setup time		2		μs
t _{AH}	Address hold time	Input pulse levels	0		μs
t _{DH}	Data hold time	0.45V to 2.4V	2		μs
t _{DFP}	OE high to output float delay ⁽²⁾	 Input timing reference level	0	130	ns
t _{VPS}	V _{PP} setup time	0.8V to 2.0V	2		μs
t _{VCS}	V _{CC} setup time		2		μs
t _{PW}	PGM program pulse width ⁽³⁾	Output timing reference level 0.8V to 2.0V	95	105	μs
t _{OE}	Data valid from OE			150	ns
t _{PRT}	V_{PP} pulse rise time during programming		50		ns

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously with or after V_{PP} .

2. This parameter is only sampled, and is not 100% tested. Output float is defined as the point where data is no longer driven. See timing diagram.

3. Program pulse width tolerance is $100\mu sec \pm 5\%$.

Table 5-8.	The Atmel AT27C1024 integrated product identification code
------------	--

		Pins									Hex
Codes	A0	015-08	07	O6	05	04	O3	02	01	00	data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device type	1	0	1	1	1	1	0	0	0	1	00F1




MEL

6. Rapid programming algorithm

A 100 μ s PGM pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 100 μ s PGM pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.

Figure 6-1. Rapid programming algorithm



7. Ordering information

Green Package (Pb/halide-free)

t _{ACC}	I _{CC} (mA)					
(ns)	Active	Standby	Atmel ordering code	Package	Lead finish	Operation range
45 30	30	0.1	AT27C1024-45JU	44J	Matte tin	Industrial
	30		AT27C1024-45PU	40P6	Matte tin	(-40°C to 85°C)
70	30	0.1	AT27C1024-70JU	44J	Matte tin	Industrial
			AT27C1024-70PU	40P6	Matte tin	(-40°C to 85°C)


Package type		
44J	44-lead, plastic, J-leaded chip carrier (PLCC)	
40P6	40-lead, 0.600" wide, plastic, dual inline package (PDIP)	






8. Packaging information

44J – PLCC



40P6 - PDIP







9. Revision history

Doc. Rev.	Date	Comments
0019N	04/2011	Remove VSOP package Add lead finish to ordering information
0019M	12/2007	