#### **Features**

- Fast Read Access Time 120 ns
- Automatic Page Write Operation
  - Internal Address and Data Latches for 128-Bytes
  - Internal Control Timer
- Fast Write Cycle Time
  - Page Write Cycle Time 10 ms Maximum
  - 1 to 128-Byte Page Write Operation
- Low Power Dissipation
  - 80 mA Active Current
  - 300 µA CMOS Standby Current
- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
  - Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles
  - Data Retention: 10 Years
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout

# 1-Megabit (128K x 8) **Paged Parallel**

**Atmel** 

**EEPROMs** 

AT28C010 **Military** 

# **Pin Configuration**

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
OE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect

Top View NC [ 32 🗆 VCC 31 🗆 WE A16 🗆 2 A15 🗆 3 30 🗆 NC A12 🗆 29 🗆 A14 28 🗆 A13 27 🗆 A8 A6 □ 6 А5 Г 26 🗆 A9 25 🗆 A11 24 🗆 ŌE

23 A A10

22 🗆 CE

20 1/06

19 🗀 1/05

18 🗆 1/04

17 🗆 1/03

1/07

A3 □

A0 □

1/00 🗖 13


1/01 🗆 14 I/O2 🗆 15

GND 🗆 16

A2 110


A1 🗆 11

CERDIP, FLATPACK



44 LCC

(continued)



32 LCC

### PGA Top View

4	3	1	27	26
A6	A7	A14	WE	A13
5	2	28	24	25
A5	A12	VCC	A9	A8
7	6	29	22	23
A3	A4	A15	OE	A11
9	8	30	20	21
A1	A2	A16	CE	A10
11	10	14	16	19
I/O0	A0	GND	I/O4	I/O7
12	13	15	17	18
I/O1	I/O2	I/O3	I/O5	I/O6






### **Description**

The AT28C010 is a high-performance Electrically Erasable and Programmable Read Only Memory. Its one megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 120 ns with power dissipation of just 440 mW. When the device is deselected, the CMOS standby current is less than 300  $\mu$ A.

The AT28C010 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 128-byte page register to allow writing of up to 128-bytes simultaneously. During a write cycle, the address and 1 to 128-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA POLLING of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28C010 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 128-bytes of EEPROM for device identification or tracking.

### **Block Diagram**



# **Absolute Maximum Ratings\***

	_
Temperature Under Bias55°C to +125°C	*
Storage Temperature65°C to +150°C	
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V	
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V	
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V	

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Device Operation**

**READ:** The AT28C010 is accessed like a Static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

**BYTE WRITE:** A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.

**PAGE WRITE:** The page write operation of the AT28C010 allows 1 to 128-bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 127 additional bytes. Each successive byte must be written within 150  $\mu$ s ( $t_{BLC}$ ) of the previous byte. If the  $t_{BLC}$  limit is exceeded the AT28C010 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A7 - A16 inputs. For each  $\overline{WE}$  high to low transition during the page write operation, A7 - A16 must be the same.

The A0 to A6 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

**DATA POLLING:** The AT28C010 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

**TOGGLE BIT:** In addition to DATA Polling the AT28C010 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

**HARDWARE PROTECTION:** Hardware features protect against inadvertent writes to the AT28C010 in the following ways: (a)  $V_{CC}$  sense - if  $V_{CC}$  is below 3.8V (typical) the write function is inhibited; (b)  $V_{CC}$  power-on delay - once  $V_{CC}$  has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a write: (c) write inhibit - holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a write cycle.

**SOFTWARE DATA PROTECTION:** A software controlled data protection feature has been implemented on the AT28C010. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C010 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the 3-byte command sequence and after  $t_{WC}$  the entire AT28C010 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28C010. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.





Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C010 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of  $t_{WC}$ , read operations will effectively be polling operations.

**DEVICE IDENTIFICATION:** An extra 128-bytes of EEPROM memory are available to the user for device identification. By raising A9 to  $12V \pm 0.5V$  and using address locations 1FF80H to 1FFFFH the bytes may be written to or read from in the same manner as the regular memory array.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased using a 6-byte software code. Please see Software Chip Erase application note for details.

### **DC and AC Operating Range**

		AT28C010-12	AT28C010-15	AT28C010-20	AT28C010-25
Operating Temperature (Case)	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

### **Operating Modes**

Mode	CE	OE	WE	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>
Write (2)	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	X	High Z
Write Inhibit	Х	Х	V <sub>IH</sub>	
Write Inhibit	Х	V <sub>IL</sub>	X	
Output Disable	Х	V <sub>IH</sub>	X	High Z

Notes: 1. X can be VIL or VIH.

2. Refer to AC Programming Waveforms

#### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC} + 1V$		10	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V \text{ to } V_{CC} + 1V$		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{\text{CE}} = 2.0 \text{V to V}_{\text{CC}} + 1 \text{V}$		3	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		80	mA
V <sub>IL</sub>	Input Low Voltage			0.8	V


# **DC Characteristics (Continued)**

Symbol	Parameter	Condition	Min	Max	Units
V <sub>IH</sub>	Input High Voltage		2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5 V$	4,2		V

### **AC Read Characteristics**

		AT28C010-12		AT28C010-15 A		AT28C010-20		AT28C010-25		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay		120		150		200		250	ns
t <sub>CE</sub> (1)	CE to Output Delay		120		150		200		250	ns
t <sub>OE</sub> (2)	OE to Output Delay	0	50	0	55	0	55	0	55	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	50	0	55	0	55	0	55	ns
t <sub>OH</sub>	Output Hold from $\overline{OE}$ , $\overline{CE}$ or Address, whichever occurred first	0		0		0		0		ns
t <sub>CEPH</sub> <sup>(5)</sup>	CE Pulse High Time	50		50		50		50		ns

# AC Read Waveforms<sup>(1)(2)(3)(4)</sup>




- Notes: 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$   $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$  or by  $t_{\text{ACC}}$  toE after an address change without impact in tACC.
  - 3.  $t_{DF}$  is specified from OE or CE wichever occurs first (CL = 5 pF).
  - 4. This parameter is characterized and is not 100% tested.
  - 5. If CE is de-asserted, it must remain de-asserted for at least 50ns during read operations otherwise incorrect data may be read.






# **Input Test Waveforms and Measurement Level**



# **Output Test Load**



# **Pin Capacitance**

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

Symbol	Тур	Max Units		Conditions
C <sub>IN</sub>	4	10	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V


Note: 1. This parameter is 100% characterized and is not 100% tested.

# **AC Write Characteristics**


Symbol	Parameter	Min	Max	Units
t <sub>WC</sub>	Write Cycle Time		10	ms
t <sub>AS</sub>	Address Set-up Time	0		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>DS</sub>	Data Set-up Time	50		ns
t <sub>DH</sub>	Data Hold Time	0		ns
t <sub>WP</sub>	Write Pulse Width	100		ns
t <sub>BLC</sub>	Byte Load Cycle Time		150	μS
t <sub>WPH</sub>	Write Pulse Width High	50		ns

# **AC Write Waveforms**

### **WE** Controlled



#### **CE** Controlled




# **Page Mode Characteristics**

Symbol	Parameter	Min	Max	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Set-up Time	0		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>CS</sub>	Chip Select Set-up Time	0		ns
t <sub>CH</sub>	Chip Select Hold Time	0		ns
t <sub>WP</sub>	Write Pulse Width (WE or CE)	100		ns
t <sub>DS</sub>	Data Set-up Time	50		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, OE Hold Time	0		ns






# Page Mode Write Waveforms (1)(2)




Notes: 1. A7 through A16 must specify the page address during each high to low transition of  $\overline{\text{WE}}$  (or  $\overline{\text{CE}}$ ).

2.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

# **Chip Erase Waveforms**



# **Software Data** Protection Enable Algorithm<sup>(1)</sup>




- Notes: 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
  - 2. Write Protect state will be activated at end of write even if no other data is loaded.
  - 3. Write Protect state will be deactivated at end of write period even if no other data if loaded.
  - 4. 1 to 128 bytes of data are loaded.






# Software Data Protection Disable Algorithm<sup>(1)</sup>



# **Software Protected Program Cycle Waveform**(1)(2)(3)



Notes: 1. A0 - A14 must conform to the addressing sequence for the first 3 bytes as shown above.

- 2. After the command sequence has been issued and a page write operation follows, the page address inputs (A7 A16) must be the same for each high to low transition of WE (or CE).
- 3.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.


# **Data** Polling Characterstics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay (2)				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

# **Data Polling Waveforms**




# Toggle Bit Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	$\overline{\sf OE}$ to Output Delay <sup>(2)</sup>				ns
t <sub>OEHP</sub>	OE High Pulse	150			ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

# Toggle Bit Waveforms<sup>(1)(2)(3)</sup>



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

2. Beginning and ending state of I/O6 will vary.

3. Any addres location may be used but the address should not vary.





# AT28C010 Ordering Information<sup>(1)</sup>

t <sub>ACC</sub>	I <sub>CC</sub> (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
120	80	0.3	AT28C010(E)-12DM/883	32D6	Military/883C
			AT28C010(E)-12EM/883	32L1	Class B, Fully Compliant
			AT28C010(E)-12FM/883	32F	(-55°C to 125°C)
			AT28C010(E)-12LM/883	44L	
			AT28C010(E)-12UM/883	30U	
150	80	0.3	AT28C010(E)-15DM/883	32D6	Military/883C
			AT28C010(E)-15EM/883	32L1	Class B, Fully Compliant
			AT28C010-15FM/883	32F	(-55°C to 125°C)
			AT28C010(E)-15LM/883	44L	
			AT28C010(E)-15UM/883	30U	
200	80	0.3	AT28C010-20DM/883	32D6	Military/883C
			AT28C010-20EM/883	32L1	Class B, Fully Compliant
			AT28C010-20FM/883	32F	(-55°C to 125°C)
			AT28C010-20LM/883	44L	
			AT28C010-20UM/883	30U	
250	80	0.3	AT28C010-25DM/883	32D6	Military/883C
			AT28C010-25EM/883	32L1	Class B, Fully Compliant
			AT28C010-25FM/883	32F	(-55°C to 125°C)
			AT28C010-25LM/883	44L	
			AT28C010-25UM/883	30U	
	00	0.0	AT28C010-W	Die Sales	Military
_	80	0.3	AT28C010-DWFM	Wafer Sales	(-55°C to 125°C)

Note: 1. See Valid Part Number table below.

Package Type				
32D6	32-Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline (Cerdip)			
32F	32-Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)			
32L1	32-Pad, Non-windowed, Combo Lid, Leadless Chip Carrier (LCC)			
44L	44-Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)			
30U	30-Pin, Ceramic Pin Grid Array (PGA)			
W	Die			
DWFM	Wafer			
Options				
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms			
E	High Endurance Option: Endurance = 100K Write Cycles			

# 5962-38267 Ordering Information<sup>(1)</sup>

t <sub>ACC</sub>	I <sub>CC</sub> (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
120	80	0.3	5962-38267 07 MXX	32D6	Military/883C
			5962-38267 07 MUX	32L1	Class B, Fully Compliant
			5962-38267 07 MZX	32F	(-55°C to 125°C)
			5962-38267 07 MYX	44L	
			5962-38267 07 MTX	30U	
150	80	0.3	5962-38267 05 MXX	32D6	Military/883C
			5962-38267 05 MUX	32L1	Class B, Fully Compliant
			5962-38267 05 MZX	32F	(-55°C to 125°C)
			5962-38267 05 MYX	44L	
			5962-38267 05 MTX	30U	
200	80	0.3	5962-38267 03 MXX	32D6	Military/883C
			5962-38267 03 MUX	32L1	Class B, Fully Compliant
			5962-38267 03 MZX	32F	(-55°C to 125°C)
			5962-38267 03 MYX	44L	
			5962-38267 03 MTX	30U	
250	80	0.3	5962-38267 01 MXX	32D6	Military/883C
			5962-38267 01 MUX	32L1	Class B, Fully Compliant
			5962-38267 01 MZX	32F	(-55°C to 125°C)
			5962-38267 01 MYX	44L	
			5962-38267 01 MTX	30U	

Note: 1. See Valid Part Number table below.

Package Type				
32D6	32-Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline (Cerdip)			
32F	32-Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)			
32L1	32-Pad, Non-windowed, Combo Lid, Leadless Chip Carrier (LCC)			
44L	44-Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)			
30U	30-Pin, Ceramic Pin Grid Array (PGA)			
w	Die			
DWFM	Wafer			
Options				
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms			
E	High Endurance Option: Endurance = 100K Write Cycles			





# **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.


Device Numbers	Speed	Package and Temperature Combinations
AT28C010	12	DM/883, EM/883, FM/883, LM/883, UM/883
AT28C010E	12	DM/883, EM/883, LM/883, UM/883
AT28C010	15	DM/883, EM/883, FM/883, LM/883, UM/883
AT28C010E	15	DM/883, EM/883, LM/883, UM/883
AT28C010	20	DM/883, EM/883, FM/883, LM/883, UM/883
AT28C010	25	DM/883, EM/883, FM/883, LM/883, UM/883
AT28C010	_	W, DWFN

# **Die Products**


Reference Section: Parallel EEPROM Die Products

# **Packaging Information**


**32D6**, 32-Lead, 0.600" Wide, Non-Windowed, Ceramic Dual inline Package (Cerdip) Dimensions in Millimeters and (Inches) MIL-STD-1835 D-16 CONFIG A



**32F**, 32-Lead, Non-Windowed, Ceramic Bottom Brazed Flat Package (Flatpack) Dimensions in Millimeters and (Inches) MIL-STD-1835 F-18 CONFIG B




JEDEC OUTLINE MO-115
32L1, 32-Pad, Non-windowed, Combo Lid, Leadless Chip Carrier (LCC)
Dimensions in Millimeters\* and (Inches)



\*Controlling dimension: millimeters

MIL-STD-1835 C-12 **44L**, 44-Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC) Dimensions in Millimeters\* and (Inches)



\*Controlling dimension: millimeters





# **Packaging Information**

30U, 30-Pin, Ceramic Pin Grid Array (PGA) Dimensions in Millimeters and (Inches) 7<u>.26(0.286)</u> 6.50(0.256) 13.74(0.541) 13.36(0.526) 2.57(0.101) 2.06(0.081) 1.40(0.055) 1.14(0.045) DIÀ 0.58(0.023) 1<u>6.18(0.637)</u> LID-15.82(0.623) DIÀ PACKAGE 3.12(0.123) 2.62(0.103) 1.83(0.072) Z<sub>PIN #1 IDENTIFIER</sub> 1.57(0.062) → PIN #1 00000 PIN NUMBERING 00000 00000 1<u>6.71(0.658)</u> 16.31(0.642) 26 27 1 3 4 12.70(0.500) TYP 25 24 28 2 5 00000 23 22 29 6 7 21 20 30 8 9 19 16 14 10 11 -2.54(0.100) TYP 18 17 15 13 12 10.41(0.410)