

60 GHz radar sensor

Datasheet V1.5

Features

- 60 GHz radar sensor for FMCW operation
- 4 GHz bandwidth
- 2 TX / 4 RX channels
- Digital interface for chip configuration and radar data acquistion
- Optimized power modes for low-power operation
- Integrated state machine for independent operation

Potential applications

- Radar frontend for gesture sensing
- High resolution FMCW radars
- Short range sensing operations
- Hidden sensing applications behind radome

Product validation

Qualified for Automotive Applications. Product Validation according to AEC-Q100/101

Description

BGT60ATR24C, an automotive 60 GHz radar sensor, enables ultra-wide bandwidth FMCW operation in a small package. Sensor configuration and data acquisition are enabled with a digital interface and the integrated state machine enables independent data acquisition with power mode optimization for lowest power consumption.

BGT60ATR24C 60 GHz radar sensor

Table of contents

Table of contents

BGT60ATR24C 60 GHz radar sensor

Table of contents

60 GHz radar sensor

Table of contents

1 Introduction

New smart sensors for gesture recognition can be based on radar systems, in special case, FMCW radars. Those systems can comprise several blocks: Radio Frequency (RF) front-end, Analog Base Band (ABB), Analog to Digital Converter (ADC), Phase Locked Loop (PLL), memory (FIFO e.g.) and Serial Peripheral Interface (SPI). Smart sensors require a high level of integration, thus, the components listed above should be integrated in a single chip solution. BGT60ATR24C offers this level of integration in a single chipset.

1.1 Product Overview

The core functionality of BGT60ATR24C is to transmit frequency modulated continuous wave (FMCW) signal via one of the two transmitter channel (TX) and receive the echo signals from the target object on the four receiving channels (RX). Each receiver path includes a baseband filtering, a VGA, as well as an ADC. The digitized output is stored in a FIFO. The data are transferred to an external host, microcontroller unit (MCU) or application processor (AP), to run radar signal processing. A typical implementation of a sensor system consists of two main blocks only (se[e Figure 1\)](#page-4-3):

- BGT60ATR24C handles the RF signals and provides the sampled IF signals
- Application Processor which captures and processes the radar signals

Figure 1 Data flow in the complete radar sensor system

1.2 Potential Applications

The chipset has been designed to address mainly the following potential applications:

- Radar frontend for gesture sensing
- High resolution FMCW radars
- Short range sensing operations
- Hidden sensing applications behind radome

Introduction

1.3 BGT60ATR24C Bare Die Block Diagram

BGT60ATR24C block diagram is presented i[n Figure 2.](#page-5-1)

Figure 2 BGT60ATR24C Bare die block diagram

Feature List:

- Integrated LDOs from 1.8 V to 1.5 V to supply the digital domain
- RF-Frontend at 60 GHz covering frequencies from 58.0 to 62.0 GHz with two TX and four RX channels
- Baseband chain consisting of high pass filter, low noise voltage gain amplifier (VGA), and antialiasing filters
- Four ADC channels with 12 bits resolution and up to 4 MSps sampling rate to sample the RX-IF channels
- Integrated RF-PLL, timers, counters, and FSM to run set of frames in standalone mode (no communication with AP required except first trigger and raw data transfer)
- Full duplex FIFO structure as data buffer (196 kbit = 8192 words x 24 bits)
- Linear Feedback Shift Register (LFSR) test pattern generator on chip for data transfer check
- 8 to 10 bits sensor ADC for power and temperature measurement
- Standard SPI mode for configuration and status register read accesses
- Dedicated power modes for power reduction
- An external 80 MHz reference oscillator is used as a system clock source
- BITE (Built in test equipment) for EOL test in production at Infineon to verify RF performance
- ChipID block provides info regarding the digital code version, the RF block version, and the RF configuration
- Fabricated with BiCMOS Infineon process technology
- Housed in a eWLB package

BGT60ATR24C 60 GHz radar sensor

Introduction

1.4 BGT60ATR24C Pin Definition and Function (ES)

[Figure 3](#page-6-1) shows the pin definition the PG-VFWLB-76-1 eWLB package in top view. The function of each pin is described in [Figure 3](#page-6-1) and [Figure 4](#page-7-0) .

Figure 3 Pin Definition (transparent top view)

60 GHz radar sensor

Introduction

Cinfineon

60 GHz radar sensor

Introduction

BGT60ATR24C 60 GHz radar sensor Introduction

1.4.1 IO and Supply Pins

60 GHz radar sensor

Introduction

Abbreviations:

- V_{IN} ... supply voltage input pin
- D_{IN} ... digital input pin
- D_{OUT} ... digital output pin
- V_{OUT} ... supply voltage output pin
- A_{OUT} ... analog output pin
- A_{IN} ... analog input pin
- GNDA … analog ground connection
- GNDD … digital ground connection

1.5 BGT60ATR24C Functional Block Diagram

BGT60ATR24C consists of some main functional blocks:

- **RF Frontend** consisting of 4ch Rx, 2ch Tx, LO generation, and divider by 4/5, see paragrap[h 7.1](#page-89-1)
- **ABB**, analog baseband consisting of high pass filter (HPF), VGA, anti-aliasing filter (AAF), see paragrap[h 7.2](#page-92-0)
- **PLL**, 3rd order sigma-delta based to perform FMCW ramp
- **MADC**, 4ch 12 bits differential SAR ADCs interfaced to the ABB via a driver and to the FIFO via a mux, see paragraph [8](#page-95-0)
- **SADC**, 8 to 10 bits single-ended SAR ADC used to sense the sensor data, see section [9](#page-101-0)
- **FIFO**, 196 kbit= 8192 words x 24 bits
- **Register banks**, 97 registers, see paragrap[h 4](#page-34-0)
- **SPI**, up to 50 MHz clock
- **FSM**, finite state machine which manage the complete chip
- **Clock wise, two domains** can be identified: 80 MHz system clock (SYS_CLK) domain for PLL, MADC, SADC, and FIFO 50 MHz (e.g.) SPI clock The main FSM syncs those two domains.

60 GHz radar sensor

Introduction

Figure 5 BGT60ATR24C functional overview

BGT60ATR24C 60 GHz radar sensor

General Product Specification

2 General Product Specification

The reference for all specified data is the Infineon application board, available on request.

2.1 Absolute Maximum Ratings

Table 4 Absolute Maximum Ratings Tb= -40°C to 105°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified). Parameters not subject to production test

Spec	Symbol	Unit	Value			Number	Condition
Parameter			Min	Typ	Max		
Supply Voltage	VDDD	v	-0.3		$+2$	2.1.1	
Supply Voltage	VDDA	V	-0.3		$+2$	2.1.2	
Supply Voltage	VDDRF	V	-0.3		$+2$	2.1.3	
Supply Voltage	VDDVCO	V	-0.3		$+2$	2.1.4	
Supply Voltage	VDDPLL	V	-0.3		$+2$	2.1.5	
Supply Voltage	VDDLF	V	-0.3		$+3.7$	2.1.6	
DC Voltage at all I/O Pins	$V_{I/O}$	V	-0.3		$VDD+0.3$	2.1.7	Not exceeding 2V
RF Input Power Level	PRF	dBm			$+10$	2.1.8	At the Rx input-port
Junction Temperature	Ti	$^{\circ}$ C	-40		$+145$	2.1.9	
Storage Temperature	Tstg	°C	-40		$+150$	2.1.10	

Warning: Stresses above the maximum values listed here may cause permanent damage to the device. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. Exposure to conditions at or below absolute maximum rating but above the specified maximum operation conditions may affect device reliability and lifetime. Functionality of the device might not be given under these conditions.

2.2 Range of Functionality

Table 5 Range of Functionality, VDDD= 1.71 to 1.89 V, Tb= -40 to +105°C

60 GHz radar sensor

General Product Specification

¹⁾ This value will guarantee no artifact/false target in the Range-Doppler map when it is calculated with a minimum of 8 chirps.

2.3 Current Consumption

Table 6 Overall Current Consumption, VDD (all except LF) = 1.71 to 1.89 and Tb= -40 to +105°C

¹⁾ All registers in reset mode, 80 MHz clock path disabled

- 2) MADC band-gap running
- $3)$ Idd for the rest of interchirp similar to Init1
- 4) Device set in radar mode, DAC Tx set to #31
- ⁵⁾ The value at max refers to the max temperature, +105°C, and the max supply, 1.89 V

Table 7 VDDD Domain Current Consumption, VDD (any except LF) = 1.71 to 1.89 and Tb= -40 to +105°C

Spec	Symbol	Unit	Value			Number	Condition
Parameter			Min	Typ	Max		
Idd Deep Sleep ¹⁾	$DIdd_{ds}$	mA	0.03	0.1	4.93	2.3.6	
Idd Idl e^{2}	$DIdd_{idle}$	mA	2.3	3.1	8.4	2.3.7	
Idd Init0, $4Rx + 2Tx$	Dldd _{into}	mA	2.5	3.4	8.8	2.3.8	
Idd Init1, $4Rx + 2Tx^{3}$	Dldd _{int1}	mA	2.8	3.8	9.3	2.3.9	
Idd Active, $4Rx + 2Tx^{4}$	$Dldd_{act}$	mA	3.0	4.1	9.6	2.3.10	

¹⁾ All registers in reset mode, 80 MHz clock path disabled

- 2) MADC band-gap running
- $3)$ Idd for the rest of interchirp similar to Init1
- ⁴⁾ Device set in radar mode, FIFO in low power mode, DAC Tx set to #31 for an output power of +5dBm
- ⁵⁾ The value at max refers to the max temperature, +105°C, and the max supply, 1.89 V

BGT60ATR24C 60 GHz radar sensor

General Product Specification

Table 8 VDDA Domain Current Consumption, VDD (any except LF) = 1.71 to 1.89 and Tb= -40 to +105°C

- ¹⁾ All registers in reset mode, 80 MHz clock path disabled
- 2) MADC band-gap running
- $3)$ Idd for the rest of interchirp similar to Init1
- 4) Device set in radar mode, DAC Tx set to #31

Table 9 VDDPLL Domain Current Consumption, VDD (any except LF) = 1.71 to 1.89 and Tb= -40 to +105°C

- ¹⁾ All registers in reset mode, 80 MHz clock path disabled
- 2) MADC band-gap running
- $3)$ Idd for the rest of interchirp similar to Init1
- 4) Device set in radar mode, DAC Tx set to #31

Table 10 VDDLF Domain Current Consumption, VDD (any except LF) = 1.71 to 1.89 and Tb= -40 to +105°C

 $1)$ All registers in reset mode, 80 MHz clock path disabled

60 GHz radar sensor

General Product Specification

- 2) MADC band-gap running
- $3)$ Idd for the rest of interchirp similar to Init1
- 4) Device set in radar mode, DAC Tx set to #31

Table 11 VDDRF + VDDVCO Domain Current Consumption, VDD (any except LF) = 1.71 to 1.89 and Th= -40 to $+105$ °C

- ¹⁾ All registers in reset mode, 80 MHz clock path disabled
- 2) MADC band-gap running
- $3)$ Idd for the rest of interchirp similar to Init1
- 4) Device set in radar mode, DAC Tx set to #31

2.4 ESD Robustness

Table 12 ESD Robustness, VDD (any)= 1.71 to 1.89 V, Tb= -40 to +105°C

1) According to ANSI/ESDA/JEDEC JS-001 (R = 1.5kOhm, C = 100pF) for Electrostatic Discharge Sensitivity Testing, Human Body Model (HBM)-Component Level

2) According to ANSI/ESDA/JEDEC JS-002 Field-Induced Charged-Device Model (CDM). Simulates charging/discharging events that occur in production equipment and processes. Potential for CDM ESD events occurs whenever there is metal-to-metal contact in manufacturing.

Please note that this result is subject to:

- lot variations within the manufacturing process as specified by Infineon

- changes in the specific test setup

2.5 Thermal Resistance

Table 13 Thermal Resistance, VDD (any)= 1.71 to 1.89 V, Tb= -40 to +105°C

2.6 Product Validation

Qualified for Automotive Applications. Product Validation according to AEC-Q100/101.

Shapes, Frames, and Channel Set Definition

3 Shapes, Frames, and Channel Set Definition

This section is intended to provide the user with an overview on the overall modulation and power modes capabilities of BGT60ATR24C. Specifically the structure of timers, counters, shapes, channel set and frames will be presented. The section gives also a description of how the main FSM is setting and controlling the PLL for the expected modulation shapes and sequences programmed by the host.

3.1 Shapes and Frames

The shape is the modulation chirp that should be performed by the PLL. Two basic shapes are allowed (se[e Figure](#page-17-2) [6\)](#page-17-2):

- triangular shape: consisting of a frequency Upchirp and a frequency Downchirp
- saw-tooth shape: consisting of a frequency Upchirp followed by a fast-down chirp

The shapes are set and enabled in the PLLx[0..7] registers (see sectio[n 4.16](#page-57-0) an[d 4.17\)](#page-59-0) by the bit PLLx7_SH_EN. Up to four different shapes can be programmed. If more than one shape is used, the lower shapes must be programmed (eg. 3 shapes are needed by the application than x= 1...3).

N_SHAPE_EN is the number of shapes enabled.

Figure 6 Shape definition

Shape Group

Each shape defined above can be repeated several times (see [Figure 7\)](#page-17-3). The same shape repeated several times represents a shape group. The repetition factor for the shape is called REPSx and described in [4.17.](#page-59-0) Each shape is repeated up to RSx=2^REPSx times.

ineor

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

After the last repetitions the FSM will enter, for a period PLLx7:T_SED (see section [4.17\)](#page-59-0), the power mode programmed according to what specified in PLLx7:PD_MODE (see sectio[n 4.17\)](#page-59-0).

After a shape group, the shape groups counter STAT1: SHAPE_GRP_CNT is incremented (see section [4.5\)](#page-40-0). In [Figure 8](#page-18-0) an example of four programmed shape groups is reported. It represents a shape set.

	shape group 1: shape group 2: shape group 3: shape group 4:					
	SHAPE1 * RS1 SHAPE2 * RS2 SHAPE3 * RS3 SHAPE4 * RS4					
+Power Mode		+Power Mode +Power Mode +Power Mode				
1 Shape Set (N_SHAPE_EN=14)						

Figure 8 Shape set

Frame

A frame, as shown in [Figure 9,](#page-18-1) is a sequence of shape sets followed by a specific power mode. Each shape set can be then repeated several times. The repetition factor for the shape set is called REPTx and described in [4.12.](#page-53-0) Each shape is repeated up to RTx= 2^REPTx times.

The length of a frame is defined through CCR2: FRAME_LEN (see sectio[n 4.14\)](#page-55-1), which is the number of shape groups to be executed.

At each start of a frame, the first shape SHAPE1 together with the first channel set, CSU1+CSC1 i[n 0,](#page-47-1) is loaded. The number of frame groups the FSM will execute will be:

min (FRAME_LEN, N_SHAPE_EN * RT)

With RT \leq (4096/shape groups) and 4095 maximum value allowed for CCR2: FRAME_LEN.

After the last shape group in a frame, the power mode from CCR1: PD_MODE is used for the period programmed in CCR1: T_FED instead of PPLx7: MODE for period PLLx7: T_SED.

Figure 9 Example of one frame

Maximum Number of Frames

- The overall frame generation starts after the wake-up period with the first frame
- After the last frame CCR2: MAX_FRAME_CNT (see section [4.14\)](#page-55-1) is reached, the FSM will enter the Deep Sleep mode instead of the power mode defined at the end of the last frame
	- o In order to trigger the chip again, an FSM reset is required.

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

Figure 10 Maximum number of frames

3.2 Channel Set

Each channel set can be then repeated several times. The repetition factor for the channel set is called REPCx and described in [4.11.](#page-52-0) Each shape is repeated up to RCx=2^REPCx times. There are in total 10 channel set registers and 6 channel set control registers of 3 different types acting in the specific "modes". 8 channel sets relate to the shapes (4 shapes x "up" and "down" segment settings) and two to the power modes, Idle and Deep Sleep, respectively:

- Deep Sleep power mode is related to channel set CSDS and CSCDS
- Idle mode is related to channel set CSI and CSCI
- 8 channel sets are defined for the shapes:
	- o CSU1 … CSU4 registers for Upchirp
	- o CSD1 … CSD4 registers for Downchirp
	- o CSC1 … CSC4 channel set registers for up- and Downchirp
- Each shape from above has up to 2 channel sets CSUx and CSDx
	- o In case triangular shape is used, CSUx and CSDx are applied
	- o In case sawtooth shape is used, CSD is skipped
- Channel sets are repeating independent of the shapes
- Channel set repetition factor tells how often a single channel set is repeated until the next channel set is loaded
- On the channel set sequence:
	- \circ The lower channel set number is followed by the next higher channel set number
	- \circ In case the highest channel set number is reached, the next channel set loaded is channel set 1
- On the enabling sequence of channel sets:
	- o In case not all channel sets are used, the lower number channel sets have to be used
	- o In between the enabled channel sets must not be a disabled channel set
	- o Eg: 2 channel sets expected: use only CS1 and CS2. In case 3 channel sets are expected, use only CS1, CS2, and CS3
- Start and end of channel set sequences:
	- o After reset, the FSM is set to Deep Sleep and the first channel sets loaded are CSDS and CSCDS.
	- o After a frame starts the first channel set loaded will be CS1

Note:

It would be preferable to have REPS=REPC. This is the actual implementation in the driver.

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

3.3 Power Modes

Figure 11 FSM flow chart

Power Management through the Power Modes

The power modes enable the host to have full flexibility on power consumption during each state of radar frame generation. A set of isolation registers (CSCx see section [4.11\)](#page-52-0) enables/disables the different blocks on chip. The power modes are managed by the FSM.

3.3.1 Mode Descriptions

In Active, Idle, and Deep Sleep mode the power mode can be defined in the CSCx register, see section [4.11,](#page-52-0) for all channel sets: CSC1..4, CSI, CSCDS (CSUx= Channel Set Upchirp, CSDx= Channel Set Downchirp, CSI= Channel Set Idle, CSDS= Channel Set Deep Sleep).

Active Mode Definition:

- During a shape: PLLx7: PD_MODE= 0_D
- Power mode defined through registers CSx (CS1..CS4), same mode for Up/Downchirp
- Default Setting: all expected settings are enabled by the host.

Interchirp Mode Definition:

- During a shape: PLLx7: PD_MODE= 0_D
- Power mode basically same as Active mode, exception: TX1 off (PAOFF).

Idle Mode Definition:

- After a shape: PLLx7: PD_MODE= 1_D
- After a frame: CCR1: PD_MODE= 1_D

The followin[g Figure 11](#page-20-2) shows the flow chart on all possible power modes for the FSM.

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

- Idle mode is defined through CSCI
- Wakeup from Deep Sleep for MAIN:TR_WKUP

The Idle mode can be used as a low-power mode in between Interchirp modes or after Deep Sleep mode to further reduce the overall power consumption while not entering the Deep Sleep mode. The wake-up times after Idle mode are faster compared to the ones after Deep Sleep mode.

Entering Deep Sleep Mode:

- After a shape: PLLx7: PD_MODE= 2_D and PLLx7: CONT_MODE= 0_B
- After a frame: CCR1: PD_MODE= 2_D and CCR0: CONT_MODE= 0_B
- Deep sleep mode is defined through CSCDS register (see section [4.11\)](#page-52-0)
- All blocks can be turned off
- Internal 80 MHz clock is also turned off to achieve extra power saving when Cont Mode= 0_B otherwise (Cont Mode= 1_B) the clock is kept up to count the internal timer T_FED/T_SED during the deep sleep.
- In order to wake up the FSM from the Deep Sleep, the host has to program:
	- \circ PACR1: OSCCLKEN= 1_B to enable the clock gating
	- \circ Then the first trigger can be applied via FRAME START.

Entering Deep Sleep Cont Mode:

- After a shape: PLLx7: PD_MODE= 2_D and PLLx7: CONT_MODE= 1_B
- After a frame: CCR1: PD_MODE= 2_D and CCR0: CONT_MODE= 1_B

In case CCR0: CONT_MODE= 1_B is enabled the wake-up from deep sleep is done automatically. The internal system clock is kept running.

In case of Errors:

If a FIFO overflow condition occurs, the FSM will bring the sensor into the Deep Sleep power mode even if the internal counters are holding the previous value, i.e., the FSM is not reset and a reset is required. In order to reset the FIFO, the host should send at least a MAIN: FIFO_RESET command (see section 4.2).

If the FIFO overflow occurs, the event is reported in FSTAT: FOF_ERR (see section 4.23) or in GSR0: FOF_ERR (see section 4.24).

In this case the data inside a FIFO can be read from the host as long as no reset occurs. "

The flags FSTAT: FOF_ERR and GSR0: FOF_ERR are cleared after a reset.

Note:

Each time the SPI will access the chip, the 80 MHz clock will be enabled internally for synchronization reasons.

3.3.2 Power Modes and Timings

This section presents the power modes and states that can be entered by the BGT60ATR24C FSM.

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

3.3.3 Wake-Up Phase from "Deep Sleep" to "Idle"

After VDDD power up the main LDO will require 20 µs to settle VDDC. After the reset, the chip will change to a Deep Sleep state. The following figure describes the timing for waking up the chip.

Figure 12 Deep Sleep to Idle transition

Table 14 Transitions from Deep Sleep into Idle

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

3.3.4 Idle to Interchirp then Active

Figure 13 Transition from Idle to Interchirp to Active to Interchirp again

60 GHz radar sensor

Cinfineon

Shapes, Frames, and Channel Set Definition

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

3.3.5 Saw-tooth Shape Timing

In the saw-tooth mode, after a normal Upchirp segment there will be a fast ramp down segment. The saw-tooth shape should be enabled in the bitfield PACR2: FSTDNEN (see sectio[n 4.7\)](#page-43-0). For the sawtooth only CSU (Upchirp) is used (see section [4.10\)](#page-47-0). The time T_EDU (see section [4.16,](#page-57-0) PLLx2#) is applied after the segment is completed. Se[e Figure 14.](#page-25-3)

Figure 14 Saw-tooth shape timing

3.3.6 Different Power Modes after Shapes and Shape Groups

After the shape ends with Downchirp, the chip can enter different power modes based on the settings (PLLx, CSx, CSCx, ...):

- Interchirp mode in-between shapes for fast chirp repetitions
- Idle mode after shape groups in case of longer delay between shape groups and max power saving is required
- Deep Sleep + Idle mode after shape groups in case if very long delays are expected.

3.3.6.1 Idle after Shape or Shape Groups

The Idle mode after a shape or shape groups can be set when a long time in low power mode between shapes is required. [Figure 15](#page-26-0) represents a time behavior continuation of what presented i[n Figure 13.](#page-23-1)

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

Figure 15 Idle mode after shape groups

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

3.3.6.2 Interchirp in-between Shapes

Interchirp between shapes can be set when the required gap between two shapes is relativly small (< 25 µs).

Figure 16 Interchirp in-between shapes

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

3.3.6.3 Deep Sleep Continuous + Idle wake-up after shape groups

In Deep Sleep Cont(inuous) mode after the shape group is completed, the FSM wakes up automatically after the programed time T_SED. The internal clock is kept running during this time. Deep Sleep Cont is the only deep sleep power mode possible between shape groups.

Figure 17 Deep Sleep + Idle wake-up after shape groups

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

Table 18 Deep Sleep Cont + Idle wake-up after shape groups

3.4 System Constraints

3.4.1 MADC Sampling Timing Conditions and Calculations

The number of MADC samples during a frequency chirp (up or down segment of the shape) shall fulfil some specific requirements.

Figure 18 T_RAMP timing conditions

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

ADC Sampling Rate f_{ADC_SAMP} (see sectio[n 8.5.5\)](#page-100-2):

 $f_{ADC_SAMP} = f_{ADC_CLK} / ADC_DIV$

ADC acquisition time for Upchirp T_ACQUx:

 $T_ACQUx = APUx/f_{ADC_SAMP}$

Where APU is the number of samples.

End chirp margin T ECM is tested in system but assumed to be more than 0 μ s:

 T _ECM > 0 μ s, T_SCM > 0 μ s

Condition on the data acquisition start time:

T_PAEN + T_SSTART > T_START

Considering the start chirp margin TCM at the beginning:

T_PAEN +T_SSTART – T_SCM = T_START

Overall timing equation:

T_PAEN + T_SSTART + T_ACQUx + T_ECM = T_START + T_RAMP

Example, Fixed number of samples:

In case the user expects a fixed number of samples, the APU is set and T_RAMP is calculated.

The time for a frequency ramp T_RAMP is:

T_RAMP (PLLx2#:RTU in section [4.16\)](#page-57-0) **= T_PAEN + T_SSTART + T_ACQUx + T_ECM – T_START Example, Fixed chirp-time (T_RAMP):** T_ACQUx = T_RAMP – (T_SCM + T_ECM) $APU = (T_ACQUx * f_{ADC_SAMP}),$

APU (PLLx3#:APU in section [4.16\)](#page-57-0) = (T_RAMP - (T_SCM + T_ECM)) *($f_{\text{sys_clk}}$ / ADC_DIV)

Shapes, Frames, and Channel Set Definition

3.4.2 PLL Frequency Ramp Setup

The RF frequency ramps generated by the PLL are controlled through the PLLx registers (see section [4.16\)](#page-57-0), where the bit fields FSU, RSU and RTU control the Upchirp of a shape and the registers FSD, RSD and RTD control the down chirp of a shape. The following description refers only to up chirp ramp setup. The given formulas can be adopted to down chirp ramps by replacing FSU by FSD, RSU by RSD and RTU by RTD.

Each RF frequency ramp is defined by the start frequency programmed to FSU, the ramp slope programmed to RSU and the ramp time programmed to RTU. It must be noted that the slope in RSU is specified as frequency increment per clock cycle while the ramp time in RTU is specified as number of steps where a single step means 8 clock cycles. The relation between RSU and RTU is shown in Figure 19.

Figure 19 Relationship between RTU and RSU

The value N_{FSU} that is programmed to FSU bit field to control the ramp start frequency is a signed 2's complement number in the range of $[-2^{23} \dots (2^{23}-1)].$ The relation between the RF frequency f_{RF} and N_{FSU} is given by:

$$
f_{RF} = 8f_{SYSCLK} \left[4(N_{DIVSET} + 2) + 8 + \frac{N_{FSU}}{2^{20}} \right]
$$

where f_{SVSCLK} is the frequency of the reference clock oscillator (typically 80 MHz) and N_{DIVSET} is the value programmed to the bit field DIVSET in register PACR2 (default 20, see section [4.7\)](#page-43-0). Accordingly the value N_{FSU} can be calculated by this formula:

$$
N_{FSU} = 2^{20} \left[\frac{f_{RF}}{8 f_{SYSCLK}} - 4(N_{DIVSET} + 2) - 8 \right]
$$

The value N_{RSU} that is programmed to RSU bit field to control the frequency increment per clock cycle is also a signed 2's complement number in the range of $[-2^{23} \dots (2^{23} - 1)]$. The relation between the RF frequency increment Δf_{RF} and N_{RSU} is given by:

$$
\varDelta f_{RF}=8f_{SYSCLK}\frac{N_{RSU}}{2^{20}}
$$

or

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

$$
N_{RSU} = 2^{20} \frac{\Delta f_{RF}}{8 f_{SYSCLK}}.
$$

Note:

Both slope bit fields RSU and RSD can hold positive and negative values, so an up chirp can also be programmed with a falling ramp and a down chirp can be programmed with a rising ramp. The naming convention "up chirp" and "down chirp" are based on the assumption that a triangle shape always starts with the rising ramp. Therefore, regardless of the actual ramp slope the up-chirp registers always refer to the first chirp of a shape and *the down chirp registers always refer to the 2nd chirp of a shape in triangle mode.*

PLL Setup Example 1 $(f_{SYSCLK} = 80MHz)$

With a reference clock frequency of 80 MHz the recommended value for N_{DIVSET} is 20, the default values. With these parameters the conversion formulas simplify to:

$$
N_{FSU} = 2^{20} \left[\frac{f_{RF}}{640 \text{ MHz}} - 96 \right]
$$

and

.

 $N_{RSU} = 2^{20} \frac{\Delta f_{RF}}{64.0 \text{ M}}$ 640 MHz

With the PLL's 24 bit 2's complement frequency registers the total programmable RF frequency range is 56.32 GHz \le f_{RF} \le 66.559 GHz. This may be a wider range than the effectively achievable frequency range (see sectio[n 6](#page-86-0) for PLL specification).

To achieve a frequency ramp from 58 GHz to 62 GHz in 36 µs, the FSU register is programmed to:

$$
N_{FSU} = 2^{20} \left[\frac{58 \text{ GHz}}{640 \text{ MHz}} - 96 \right] = -5636096 \approx A A 0000_{hex}.
$$

The ramp time bit field RTU is programmed to:

$$
N_{RTU} = \frac{t_{ramp}}{8T_{SYSCLK}} = 36 \,\mu s \frac{80 \, MHz}{8} = 360.
$$

The frequency increment per clock cycle result to:

$$
\Delta f_{RF} = \frac{f_{RF,end} - F_{RF,start}}{8N_{RTU}} = \frac{62 \, GHz - 58 \, GHz}{8 \cdot 360} = \frac{4 \, GHz}{2880} = 1.389 MHz.
$$

Accordingly the bit field RSU is programmed to:

$$
N_{RSU}=2^{20}\frac{1.389MHz}{640\text{ MHz}}=2275.8\cong 2276\cong 0008E4_{hex}
$$

Due to rounding errors from the above calculation, the ramp will end at a slightly different end frequency:

$$
f_{RF,end} = f_{RF,start} + 8 * N_{RTU} * \frac{640 \, MHz}{2^{20}} N_{RSU} = 62.000781 GHz.
$$

60 GHz radar sensor

Shapes, Frames, and Channel Set Definition

PLL Setup Example 2 $(f_{SYSCLK} = 76.8MHz)$

With a reference clock frequency of 76.8 MHz the recommended value for N_{DIVSET} is 21. With these parameters the conversion formulas simplify to:

$$
N_{FSU} = 2^{20} \left[\frac{f_{RF}}{614.4 \text{ MHz}} - 100 \right]
$$

and

.

$$
N_{RSU} = 2^{20} \frac{\Delta f_{RF}}{614.4 \text{ MHz}}
$$

With the PLL's 24 bit 2's complement frequency registers the total programmable RF frequency range is $56.5248 \text{ GHz} \leq f_{RF} \leq 66.3552 \text{ GHz}$. This may be a wider range than the effectively achievable frequency range (see section [6](#page-86-0) for PLL specification).

To achieve a frequency ramp from 58 GHz to 62.0 GHz in 36 μ s, the FSU register is programmed to:

$$
N_{FSU} = 2^{20} \left[\frac{58 \text{ GHz}}{614.4 \text{ MHz}} - 100 \right] = -5870933. \overline{3} \cong -5870933 \cong A66AAB_{hex}.
$$

The ramp time bit field RTU is programmed to:

$$
N_{RTU} = \frac{t_{ramp}}{8T_{SYSCLK}} = 36 \mu s \frac{76.8 \text{ MHz}}{8} = 345.6 \approx 346.
$$

The frequency increment per clock cycle result to:

$$
\Delta f_{RF} = \frac{f_{RF,end} - F_{RF,start}}{8N_{RTU}} = \frac{62 \, GHz - 58 \, GHz}{8 \cdot 346} = \frac{4 \, GHz}{2768} = 1.44509 MHz.
$$

Accordingly the bit field RSU is programmed to:

$$
N_{RSU} = 2^{20} \frac{1.44509 \text{ MHz}}{614.4 \text{ MHz}} = 2466.28 \approx 2466 \approx 0009A2_{hex}.
$$

Due to rounding errors from the above calculation, the ramp will end at a slightly different end frequency:

$$
f_{RF,start} = 614.4 \text{ MHz} \left[100 + \frac{N_{FSU}}{2^{20}} \right] = 58.0000002 GHz
$$

$$
f_{RF,end} = f_{RF,start} + 8 * N_{RTU} * \frac{614.4MHz}{2^{20}} N_{RSU} = 61.99954GHz.
$$

4 BGT60ATR24C Registers

An array of registers visible via the SPI is used to control and program the states of the different blocks inside the chip.

4.1 Register List

The registers are arranged in blocks of 24 bits each. Each block is identified by its unique address. The registers are accessed from the SPI module. The bit fields from each register are arranged in MSB first order.

Table 20 The following table gives an overview on the BGT60ATR24C registers. Register Overview / Address Table

60 GHz radar sensor

BGT60ATR24C Registers

Note: Reserved bits (RSVD) in the registers should not be modified. They should be kept in the default/reset state unless otherwise specified.

4.1.1 Abbreviations

Access modes on the registers:

- R … Readable register or bit field
- W … Writeable register or bit field
- W1C … Writeable register or bit field, cleared by Hardware
- RSVD … Reserved value which is not assigned at the moment

BGT60ATR24C Registers

4.2 MAIN – Main Register

This register controls the top-level behavior of the chip.

Table 21 MAIN: Register Description

60 GHz radar sensor

BGT60ATR24C Registers

4.3 ADC0 – MADC Control Register

The bits in this register are used to set properly the ADCs in the Rx chain.

23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	$\overline{7}$	6	5	4	3	$\overline{2}$	$\mathbf{1}$	$\mathbf 0$
				$\sum_{i=1}^{n}$ ADC.					RSVD	Trig_MADC	MSB_CTRL		TRACK_CFG	DSCAL		STC	$\stackrel{\textstyle{Z}}{E}$ CHOP BG		TCTRIM РG В			ပ္ပ ပ vers. O ADC _.

Figure 21 ADC0 register

60 GHz radar sensor

BGT60ATR24C Registers

Table 22 ADC0: Register Description

4.4 CHIP_VERSION

The register CHIP_VERSION provides information regarding the digital code version, the RF block version, and the RF configuration (number of TX/RX channels).

It is used by the driver to configure the device properly according to the info above.

Figure 22 CHIP_ID register

Table 23	CHIP_ID: Register Description			
Symbol	Bits	Type	Description	RST
RSVD	23:16	R	Reserved	0 _D
DIGITAL_ID	15:8	R	$5D$ BGT60ATR24C	5 _D
RF_ID	7:0	R	$4_D \dots 2$ ch Tx, 4ch Rx	4 _D

4.5 STAT1 - Status Register1

The status register provides internal counter values for the actual number of frames and shapes. They are also provided to the data header. However, it should be mentioned that for all status registers, STAT0, STAT1, and FSTAT, with the exception of the FIFO status and error flags, updates to each status register field can happen on different timing events relative to FSM states and the field content should be treated independently from oneanother. In CW mode the status bits can be read properly after eg. 100 µs.

Figure 23 STAT1: status register 1

 0_D

60 GHz radar sensor

BGT60ATR24C Registers

Note:

- *1. A shape consists of an "Up Chirp" segment and a "Down Chirp" segment.*
- *2. A sawtooth shape is generated by an "Up Chirp" and a "Fast Down Chirp".*
- *3. There is no data acquisition in the "Fast Down Chirp".*

4.6 PACR1: PLL Analog Control Registers 1

The bits in this register are used to properly set the PLL.

Figure 24 PACR1 register

Table 25 PACR1: Register Description

60 GHz radar sensor

BGT60ATR24C Registers

60 GHz radar sensor BGT60ATR24C Registers

4.7 PACR2: PLL Analog Control Registers 2

The bits in this register are used to properly set the PLL.

Figure 25 PACR2 PLL register

Table 26 PACR2: Register Description

Note:

BGT60ATR24C 60 GHz radar sensor

This bit field is typically used by the FSM. In case not used, the FSM switches the bit field back to the default value.

4.8 SFCTL – SPI and FIFO Control Register

This register is used to configure the SPI and FIFO.

<u>Infineon</u>

BGT60ATR24C 60 GHz radar sensor

Figure 26 SPI and FIFO Control Register

Table 27 SPI and FIFO Control: Register Description

60 GHz radar sensor

infineon

BGT60ATR24C Registers

4.9 SADC_CTRL Sensor ADC Control Register

The bits in this register are used to properly set the sensor ADC (SADC) used to monitor the on chip sensor outputs, temperature and power, as well as some internal voltage nodes.

Figure 27 SADC_CRTL registers

Table 28 SADC_CRTL: Register Description

Table 28 SADC_CRTL: Register Description

4.10 CSx: Channel Set Registers

The channel set registers together with the channel set control registers defines the RF and baseband behavior during the shapes. CSUx= Channel Set Upchirp, CSDx= Channel Set Downchirp, CSI= Channel Set Idle, CSDS= Channel Set Deep Sleep.

BGT60ATR24C Registers

Figure 28 Channel Set Registers

Table 29 CSx#0: Register Description

BGT60ATR24C 60 GHz radar sensor

BGT60ATR24C Registers

Table 29 CSx#0: Register Description

Table 30 CSx#1: Register Description

Table 31 CSx#2: Register Description

Table 31 CSx#2: Register Description

Table 31 CSx#2: Register Description

4.11 CSCx - Channel Set Control Register

The channel set control register CSCx is related to the channel set register CSUx and CSDx as well as to CSI and CSDS, see description in section [4.10.](#page-47-0)

Besides REPC, all other bits are used to define a specific power mode.

"_ISOPD" represent a logical isolation layer and are used to disable one main block (MADC e.g.) preserving its configuration (no change in the ADC0 register configuration e.g.).

REPC is one parameter used to define the modulation sequence, see also [3.2.](#page-19-0)

Figure 29 Channel Set Control Register

Symbol	Bits	Type	Description	RST
RSVD	23:12	RW	RSVD	0 _D
PLL_ISOPD	11	RW	Isolation pin to disable the PLL:	1_{B}
			0_B PLL is connected	
			1_B PLL is isolated	
BG_TMRF_EN	10	RW	Required for temperature sensor readout:	$0_{\text{\tiny B}}$

Table 32 CSCx: Register Description

60 GHz radar sensor

BGT60ATR24C Registers

4.12 CCR0 - Chirp Control Registers 0

Registers CCRx are used to program the parameters for the modulation sequence. The main FSM will use those parameters to set internal timers and counter to run the expected modulation sequence in standalone mode (no external trigger required except the first one).

Register CCR0 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TR_INIT1 REPT $\begin{bmatrix} 2 & 0 \\ 0 & 2 \end{bmatrix}$ TR_END IR_INIT1
MUL

Figure 30 Chirp Control Register 0

Table 33 CCR0: Register Description

Note:

These values are used for every up and every down-ramp.

4.13 CCR1 - Chirp Control Registers 1

Registers CCRx are used to program the parameters for the modulation sequence. The main FSM will use those parameters to set internal timers and counter to run the expected modulation sequence in standalone mode (no external trigger required except the first one).

Figure 31 Chirp Control Register 1

Table 34 CCR1: Register Description

4.14 CCR2 - Chirp Control Registers 2

Registers CCRx are used to program the parameters for the modulation sequence. The main FSM will use those parameters to set internal timers and counter to run the expected modulation sequence in standalone mode (no external trigger required except the first one).

Register CCR2 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 FRAME_LEN MAX_FRAME_CNT

Figure 32 Chirp Control Register 2

Table 35 CCR2: Register Description

4.15 CCR3 - Chirp Control Registers 3

Registers CCRx are used to program the parameters for the modulation sequence. The main FSM will use those parameters to set internal timers and counter to run the expected modulation sequence in standalone mode (no external trigger required except the first one).

Figure 33 Chirp Control Register 3

Table 36 CCR3: Register Description

60 GHz radar sensor

BGT60ATR24C Registers

Note:

1. One single step is equal to 8 x T_{SYS CLK} system clock cycles (= 100 ns)

2. The delay values are used for every up and every down-ramp

3. T_INIT0 and T_INIT1 should be programmed to a minimum value according to the ADC calibration time. See also [Table 15](#page-23-0) and [Table 64.](#page-96-0)

4.16 PLLx [0...6] - Chirp Shape Registers

Registers PLLx, where x can be 1 to 4, are used to program the parameters for the modulation sequence inside the PLL local FSM. The main FSM will control the local PLL FSM to run the expected modulation sequence in standalone mode (no external trigger required except the first one).

Figure 34 PLL Chirp Shape Registers 1-6

60 GHz radar sensor

BGT60ATR24C Registers

Table 37 PLLx#0 … PLLx#6 Chirp Shape: Register Description

Note:

IRQ FIFO interrupt is generated based on FIFO words. One FIFO word of 24 bit captures two ADC samples of 12 bit. For dual and quad ADC operation all samples result in 1 or more FIFO words. In single ADC mode, if an odd number of samples are selected, the FIFO interrupt will be generated after the following (even) sample. For single channel mode an even number of samples is recommended.

BGT60ATR24C 60 GHz radar sensor

BGT60ATR24C Registers

4.17 PLLx[7] – SCR Shape Control Register

Registers PPLx[7], where x can be 1 to 4, are used to program the parameters for the modulation sequence inside the PLL local FSM. The main FSM will control the local PLL FSM to run the expected modulation sequence in standalone mode (no external trigger required except the first one).

Table 38 PLLx#7 SCR **Shape Control: Register Description**

60 GHz radar sensor

BGT60ATR24C Registers

Note:

1. *When chirp shapes are not used FSU/RSU/RTU register fields must be programmed to 0_{<i>D*} (see als[o Table 37.](#page-58-0)

2. A "sawtooth" chirp can be defined by setting field FSD= 0_{*D*}, and programming the fields for Upchirp (see also *[Table 37.](#page-58-0)*

3. *At least the first shape needs to be enabled (PLL1[7]:SH_EN=1B)*

4.18 PLL DFT0 Register

The setting in this register should be used when the CW mode is enabled (see als[o 10.3\)](#page-104-0).

Figure 36 PLL DFT0 register

Symbol	Bits	Type	Description	RST
RSVD	23:6	RW	RSVD	0 _D
BYPSDM	5:2	RW	Word used when SDM bypassed	0 _D
BYPSDMEN		RW	0_B SDM module drives the PLL	$0_{\text{\tiny B}}$
			1_B Value of BYPSDM drives the PLL	
BYPRMPEN	0	RW	0_B Ramp generator enabled	$0_{\text{\tiny B}}$
			1_B Ramp generator disabled	

Table 39 PLL DFT0: Register Description

4.19 RFT0 – RF Test Register 0

Register contains several bits used to enable dedicated paths for self-test.

Figure 37 RFT0 RF test register 0

Table 40 RFT0: Register Description

4.20 RFT1 – RSVD

Reserved register

4.21 DFT0 – Design for Test Register 0

Register contains several bits needed for sensing eFuses.

Figure 38 DFT0

60 GHz radar sensor

BGT60ATR24C Registers

Table 41 DFT0: Register Description

4.22 DFT1 – Design for Test Register 1

Register contains one bit needed for sensing eFuses.

Figure 39 DFT1

Table 42 DFT1: Register Description

4.23 STAT0 - Status Register 0

The status register STAT0 provides the actual value of some specific internal states. However, it should be mentioned that for all status registers, STAT0, STAT1, and FSTAT, with the exception of the FIFO status and error flags, updates to each status register field can happen on different timing events relative to FSM states and the field content should be treated independently from one-another. In CW mode the status bits can be read properly after eg. 100 µs.

60 GHz radar sensor

BGT60ATR24C Registers

Figure 40 STAT0: Control FSM Status Register

Table 43 STAT0: Register Description

Table 43 STAT0: Register Description

4.24 SADC_RESULT Sensor ADC Result Register

The sensor ADC register SADC_RESULT is used to monitor the SADC as well as to read out the output from the conversion.

Figure 41 SADC_RESULT register

BGT60ATR24C Registers

4.25 FSTAT - FIFO Status Register

The global status register FSTAT is used to monitor the FIFO. It should be mentioned that for all status registers, STAT0, STAT1, and FSTAT, with the exception of the FIFO status and error flags, updates to each status register field can happen on different timing events relative to FSM states and the field content should be treated independently from one-another. In CW mode the status bits can be read properly after eg. 100 µs.

Figure 42 FSTAT Register

Table 45 FSTAT: Register Description

60 GHz radar sensor

BGT60ATR24C Registers

Note:

FOF/FUF will be cleared after these resets:

- FIFO reset
- SW reset
- HW reset

4.26 Register CHIP ID #1

The unique CHIP ID consists of 48 bits. Register CHIP ID #1 provides the lower 24 bits of the ID.

Figure 43 CHIP ID #1 Register

Table 46 CHIP ID #1: Register Description

4.27 Register CHIP ID #2

The unique CHIP ID consists of 48 bits. Register CHIP ID #2 provides the upper 24 bits of the ID.

Figure 44 CHIP ID #2 Register

Table 47 CHIP ID #2: Register Description

4.28 GSR0 - Global Status Register

The global status register GSR0 is related to SPI read/write monitoring.

Figure 45 GSR0 Register

Table 48 GSR0: Register Description

60 GHz radar sensor

BGT60ATR24C Registers

5 Data Organization and SPI Interface

5.1 Data Header

The main FSM is capable of generating a data header to be attached to the actual radar raw data. The structure of the header is shown i[n Figure 46](#page-69-1) and i[n Table 49.](#page-70-0) The data header can be disabled by controlling the bit SFCTL: PREFIX_EN (see section [4.8\)](#page-44-0).

A sync-word is sent at the beginning of each acquisition to make the radar raw-data from each shape unique. This can be useful in case of broken communication with the application processor or in case of errors. Supposing the FIFO will generate a "FIFO overflow flag" the sync-word 0x000000 can be evaluated by the host controller and used to resync with the BGT60ATR24C and discard the data received before this sync word (if header or syncword not used then the controller should reset the FIFO, discarding the actual FIFO data). On "FIFO underflow flag", the received data bits from the host are 11111111111_{B} .

Following, the header includes also the frame counter and shape group counter, as well as the actual APU/APD value (see sectio[n 4.16\)](#page-57-0) and temperature value.

60 GHz radar sensor

Table 49 Data Header Description

Data Organization and SPI Interface

5.2 FIFO and Dataflow

The memory in the BGT60ATR24C is based on a FIFO. The FIFO consists of a circular shift register organized in 8192 words of 24 bits each. Four dataflow modes from MADC to the FIFO are supported by the FSM (see [Figure](#page-71-0) [47\)](#page-71-0):

- Mode 1: Only one ADC active (can be any ADC from 1 to 3)
	- \circ Data from 1st sample, 12 bits, are temporarily stored in a buffer
	- \circ When the 2nd sample, 12 bits, are available, both, 1st and 2nd, 24 bits, are stored into one data word
- Mode 2: Two ADCs active (can be any ADC from 1 to 3)
	- o Data from active ADCs, 12+12 bits, are occupying one data word in the FIFO
- Mode 3: Three ADCs active
	- o Data from first two channels are stored into a data word while data from third channel is buffered. On the consecutive trigger the buffered data and the one from first channel are stored in a data word while the data of the second channel is buffered. On the next trigger the buffered data plus the data from the third channel are stored in a third data word, etc.
- Mode 4: Four ADCs active
	- o Data from active ADCs are occupying 2 subsequent datawords in memory

60 GHz radar sensor

Data Organization and SPI Interface

		23	12 11		$\pmb{0}$
	0x00	Trig1:ADC1		Trig2:ADC1	
Mode 1	0x01	Trig3:ADC1		Trig4:ADC1	
		23	12 11		$\pmb{0}$
	0x00	Trig1:ADC1		Trig1:ADC2	
Mode 2	0x01	Trig2:ADC1		Trig2:ADC2	
		23	12 11		$\pmb{0}$
	0x00	Trig1:ADC1		Trig1:ADC2	
Mode 3	0x01	Trig1:ADC3		Trig2:ADC1	
	0x02	Trig2:ADC2		Trig2:ADC3	
		23	12 11		$\pmb{0}$
Mode 4	0x00	Trig1:ADC1		Trig1:ADC2	
	0x01	Trig1:ADC3		Trig1:ADC4	
	0x02	Trig2:ADC1		Trig2:ADC2	
	0x02	Trig2:ADC3		Trig2:ADC4	

Figure 47 FIFO organization

Readout from the FIFO is done from the SPI block. Due to max frequency of SPI clock, 50 MHz, the readout rate from the FIFO is:

• 50 MHz / SPI Mode / 24 bit = 480 ns = 40 cycles (in the 80 MHz domain)

Readout from the FIFO should be executed from the host controller using memory address with correct data length and SPI burst reads. Data length can be derived from the data header or based on the "sync-word".

Note:

An illegal write to memory address space will lead to lost FIFO data!

5.3 SPI – Serial Peripheral Interface Module

The SPI is the basic communication interface between the host and the BGT60ATR24C. It enables the host to read to, or write (program) from the registers as well as reading from the FIFO.
60 GHz radar sensor

Data Organization and SPI Interface

The device supports two different SPI modes,

- Normal SPI
- Quad-SPI (QSPI)

In order to enter the expected mode, do the following.

Normal SPI

BGT60ATR24C features four I/O pins for SPI communication and one for chip reset. DIO[x] pins are pulled up to logic high inside the pad.

- − CS_N to be connected to \overline{SS} of the SPI master
- − CLK to be connected to CLK of the SPI master
- − DIO0, DI to be connected to MOSI of the SPI master
- − DIO1, DO to be connected to MISO of the SPI master
- − DIO2 not available in normal SPI mode
- − DIO3 to be connected to reset

Table 50 SPI pins

The SPI interface can be clocked up to 50 MHz. To meet the timing requirements for higher SPI clock frequencies (e.g. > 25MHz) BGT60ATR24C offers an additional high speed mode (SFCTL:MISO_HS_RD) which increases the timing budget on SPI master side by sending out data via DO with the rising edge instead of the falling edge of the CLK.

Quad SPI (QSPI)

60 GHz radar sensor

Data Organization and SPI Interface

After SPI_CSN is active low, the address is transferred. Therefore, the first working edge of SPI_CLK transfers the four upper MSB address bits from SPI_DIO[3:0] into the shift register. On the second working edge of SPI_CLK, the four LSB address bits are transferred into the shift register.

In case if the received address in the shiftregister is address < 0xC0, then the QSPI mode is activated and the normal SPI mode is disabled during SPI_CSN is active low.

An address ≥ 0xC0 is not allowed.

For details of Quad SPI operation see sectio[n 5.9](#page-83-0)

5.3.1 Standard SPI Timing

The timing diagram for normal SPI mode (SFCTL: MISO_HS_RD = 0_B) is presented in [Figure 49.](#page-73-0) A SPI transfer is started with a falling edge of chip select signal CSN generated by the SPI master. At the same time the SPI master shall drive the level of the data input signal DI /MOSI (Master Output Slave Input) according to the first bit. Also with the falling edge of the chip select signal CSN the SPI slave applies the level of the data on the output signal DO / MISO (Master Input Slave Output) according to the first bit which shall be transferred to the SPI master, the level becomes stable after the period t(ds). The SPI master has to wait for the time t(L) before the clock signal CLK can be generated.

With the rising edge of CLK the SPI slave captures the level of DI. The SPI master must keep the DI level stable for t(sis) before and for t(sih) after the rising edge of CLK to ensure valid setup and hold time of the SPI slave. With the falling edge of CLK the SPI master shall set the level of DI according to the next bit the master wants to send.

The SPI master is supposed to read the level of DO with the rising edge of CLK. The SPI slave keeps the DO level stable for t(soh) after the falling edge of CLK. With the falling edge of CLK the SPI slave drives the level of DO according to the next bit, DO becomes stable after latest t(sov).

After the last bit has been transferred and CLK has gone to low level, the SPI master must set CSN to high level to stop the transfer. The master must take care that the period between the last rising edge of CLK and the rising edge of CSN is not shorter than t(T). Within the period t(dh) after the rising edge of CSN the SPI slave drives DO to high impedance state again.

Figure 49 SPI interface timing diagram for SFCTL: MISO_HS_RD = 0^b

60 GHz radar sensor

Data Organization and SPI Interface

Figure 50 SPI interface timing diagram for SFCTL: MISO_HS_RD = 1^b

BGT60ATR24C can operate at SPI clock frequencies up to 50MHz, but the maximum achievable SPI clock frequency is limited by DI related setup and hold times of SPI master and SPI slave. If for example the SPI master requires a longer setup time than T/2-t(sov), the SPI clock speed in normal SPI mode must be reduced. Alternatively BGT60UTR11DAiP can be switched to SPI high speed mode by setting SFCTL: MISO_HS_RD = 1_B .

The timing diagram for high speed SPI mode is presented in [Figure 50Figure 50.](#page-74-0) In this mode the SPI master is still supposed to capture the level of DO with the rising edge of CLK. The SPI slave keeps the level of DO stable for t(soh) after the rising edge of CLK, and then sets the level of DO according to the next bit which is send out.

Spec	Symbol	Unit		Value		Number	Condition
Parameter			Min	Typ	Max		
SPI clock period: 50 MHz, with 1% clock jitter	Τ	ns	20			5.3.1	
Clock high	t(ch)	ns	9.0			5.3.2	
Clock low	t(cl)	ns	9.0			5.3.3	
Slave input setup	t(sis)	ns	5.0			5.3.4	
Slave input hold	$t(\sin)$	ns	5.0			5.3.5	
Slave output valid	t (sov)	ns			15.0	5.3.6	(see Note 2)
Slave output hold	t(soh)	ns	1.0			5.3.7	
Lead time before the first working clock edge occurs	t(L)	ns	9.0			5.3.8	
Tailing time after the last working clock edge	t(T)	ns	$\mathbf{1}$			5.3.9	
Data setup time after the DO goes in low impedance state	t(ds)	ns			5.0	5.3.10	Guaranteed by design
Data hold time before DO goes in high impedance state.	t(dh)	ns			5.0	5.3.11	Guaranteed by design

Table 51 SSPI Timing Requirements, VDDD= 1.71 to 1.89 V, Tb= -40 to +105°C

BGT60ATR24C 60 GHz radar sensor Data Organization and SPI Interface

Note:

1. *If SFCTL: MISO_HS_RD is not set properly then data read on MISO may not be correct.*

2. The timing is guaranteed for worst case condition: VDDD = 1.71 V, Tb=+70°C, output load of Cload = 50 pF.

5.3.2 Logic Levels

The digital inputs and outputs are fully CMOS compatible (reported i[n Table 52\)](#page-76-0). All IO input / output timings are based on 50% voltage reference levels (see [Figure 51\)](#page-75-0). I/O interfaces are shown i[n Figure 54,](#page-77-0) input pins, an[d Figure](#page-77-1) [55,](#page-77-1) output pins, which include internal pull-ups.

Figure 51 AC timing input/output reference levels

The input logic hysteresis prevents input buffers from oscillation. The minimum hysteresis range V_{HYST} is in between the lower (0.3 × VDDD) and upper logic level (0.7 × VDDD) boundaries (see [Figure 52\)](#page-75-1). Above 0.7 × VDDD the input signal is a logical '1' while below 0.3 × VDDD it is a logical '0' regardless of hysteresis. Due to temperature drifts and device variation the hysteresis range V_{HYST} can be up to 0.7 \times VDDD or down to 0.3 \times VDDD but typically around 0.5 × VDDD. Parameters are reported i[n Table 52](#page-76-0) an[d Table 53.](#page-76-1)

Figure 52 Logic input levels and hysteresis

The digital output pads have a fixed output pad strength that gives a specific slew-rate for rising signals, dV_{TR} , and falling signals, dV_{TF} (se[e Figure 53\)](#page-75-2). Minimum slew rates were simulated considering a total capacitive load of 15pF. Results reported i[n Table 52](#page-76-0) and [Table 53.](#page-76-1)

Figure 53 Rise/Fall Time, Slew Rate specified between 0.2 × VDDD and 0.8 × VDDD

BGT60ATR24C 60 GHz radar sensor Data Organization and SPI Interface

Table 52 Logical Levels for Pins SPI_CLK, CS_N, DI, DO, DIO2, DIO3, VDDD= 1.71 to 1.89 V, Tb= -40 to +105°C, ambient temperature not below -40°C; all voltages with respect to VSSD digital ground, positive current flowing into pin (unless otherwise specified)

Table 53 Logic Levels for Pins IRQ, DI, DO, DIO2, DIO3, VDDD= 1.71 to 1.89 V, Tb= -40 to +105°C, ambient temperature not below -40°C; all voltages with respect to VSSD digital ground, positive current flowing into pin (unless otherwise specified)

60 GHz radar sensor

Data Organization and SPI Interface

Figure 54 Interface for input pins CLK, CS_N, DI, DO, DIO2, DIO3

Figure 55 Interface for output pins IRQ, DI, DO, DIO2, DIO3

5.4 Overshoot and Undershoot Waveform Definition

During operation the applied signals and supply levels should not exceed absolute maximum DC levels specified in datasheet. Digital signals can have positive or negative overshoots due to inductive and/or capacitive loads. The following [Table 54](#page-77-2) reports the allowed overshoot timings and signal levels for all logic signals.

Spec	Symbol	Unit		Value		Number	Condition				
Parameter			Min	Тур	Max						
Maximum absolute overshoot voltage level	Vos				VDDD+ 0.5V	5.4.1	see Note:				
Maximum absolute undershoot voltage level	Vus	V			VSS $-0.5V$	5.4.2	see Note:				

Table 54 Overshoot and Undershoot Signal Levels

60 GHz radar sensor

Data Organization and SPI Interface

Note: Maximum pad current not exceeding ±5 mA (see als[oTable 53\)](#page-76-1). No slew rate limitation existing on digital signals for overshoots / undershoots.

5.5 IBIS Model

A BGT60ATR24C IBIS Model is available under NDA upon reqest. It is based on timing simulations. In order to better reflect the real timing behavior, different pad models for input/output signals are used and summarized i[n Table 55.](#page-78-1) The driver strength for all pads are fix (PRG0=0).

IDIS Pauli ypes allu models (See IDIS IIIOUEI)								
Ibis PAD Model								
IN: MODEL_654_7345_110								
IN: MODEL_654_7345_110								
IN: MODEL 8138 4982 52								
OUT: MODEL_8138_4982_59								
IN: MODEL 8138 4982 52								
OUT: MODEL_8138_4982_59								
IN: MODEL 8138 4982 52								
OUT: MODEL_8138_4982_59								
IN: MODEL_8138_4982_52								
OUT: MODEL_8138_4982_59								
OUT: MODEL_8138_4982_55								

Table 55 IBIS Pad Types and Models (see Ibis model)

5.6 SPI Functionality

Each word transferred over the SPI bus has a length of 1 command byte + 3 data Bytes. The communication is done bitwise. First the address is transferred with MSB first. The address is followed by the R/W-bit and then followed by the data which is sent MSB first, too. At the same time, while command byte is received, a freely from system level configurative global status register (8 bits, GSR0) is serial shifted out on DO (MSB first). On the following 24 clock cycles the selected register content is shifted out on DO, MSB first.

Depending on sent R/W-bit there are two different operation modes available, the write mode and the read mode. Every write mode is a read mode too.

Write-Mode

After the start condition the desired address is sent. The address is 7 bits long followed by a bit that is a data direction bit (read/write). A one indicates a write operation (see [Figure 56\)](#page-79-0).

60 GHz radar sensor

Data Organization and SPI Interface

Figure 56 SPI timing write mode

Read-Mode

After the start condition, the desired address is sent like in the write operation. A zero of the R/W-bit indicates a read access. The data on DI after the command byte may contain any value. The DO behavior is the same as in write mode.

Figure 57 SPI timing read mode

5.7 SPI Burst Mode

The burst mode can be used to read or write out several registers or some data from the FIFO instead of reading just single registers or data. The burst mode command is sent by the host. The burst mode command consists of several bit fields and is shown i[n Figure 58.](#page-79-1)

Figure 58 Burst mode command

The followin[g Table 56](#page-79-2) shows a detailed description on the burst mode command bit fields.

Table 56 Burst Mode Command Bit Field Description

60 GHz radar sensor

Data Organization and SPI Interface

Note:

A single data block is 24 bits width for both, the sampling memory and the registers.

Burst Mode Operation

After the start condition the 32 bits burst mode command is sent from the SPI master on DI. At the same time, the status register GSR0 (four 1B bits + four status bits) followed by 24 padding bits set to 0B is shifted out on DO. After the command sequence is done, the register/FIFO data is shifted out to the SPI master on DO. In burst write mode, the register data to be written is shifted in from the SPI master (application processor e.g.).

Burst Mode Read Sequence:

In the read sequence, the SPI master reads from the device.

Figure 59 Burst mode read sequence

Burst Mode Write Sequence:

In the burst write mode, the SPI master writes to the device.

60 GHz radar sensor

Data Organization and SPI Interface

Figure 60 Burst mode write sequence

Sampling Data Arrangements in Data Blocks

The data from the FIFO are streamed out during the burst read request, starting from the FIFO address zero. The 1st ADC is the ADC channel with the lowest channel number. As far as the sampling memory is organized in 24 bits and up to four ADC channels are selectable through the ADC channel selection bits (CSx: BBCH_SEL, see section [4.10\)](#page-47-0) the data blocks are arranged as follows.

In case a single ADC is selected, the data blocks are shown i[n Figure 61.](#page-81-0)

Figure 61 Single ADC channel selected

In case two ADCs are selected, the data blocks are arranged as shown i[n Figure 62.](#page-81-1)

Figure 62 Two ADC channels selected

In case three ADCs are selected, the data blocks are arranged as shown i[n Figure 63.](#page-82-0)

60 GHz radar sensor

Data Organization and SPI Interface

Figure 63 Three ADC channels selected

In case four ADCs are selected, the data blocks are arranged as shown in [Figure 64.](#page-82-1)

Figure 64 Four ADC channels selected

Example: Burst Mode Read Sampling Memory Sequence

The following burst mode command is sent from the host to initialize the burst mode to read from the FIFO an undefined number of sampling data:

BMCMD_RS = (ADDR = 0x7F, RW = 0x01, SADDR = 0x62, RWB = 0x0, NBURSTS = 0)

REMARK:

For each burst read request to the sampling memory, the sampling-memory address pointer is reset to the initial value. So that memory can be read out from the beginning until the application processor stops burst reading.

Example: Burst Mode Read Registers Sequence

The following burst mode command is sent from the host to initialize the burst mode to read out 10 registers starting from register address 3:

BMCMD_RR10 = (ADDR = 0x7F, RW = 0x01, SADDR = 0x3, RWB = 0x0, NBURSTS =10)

5.8 SPI Error Detection

SPI BURST_ERR and CLK_NUM_ERR (see also [Table 45\)](#page-65-0) will be cleared after these resets:

- SW reset

- HW reset

SPI BURST_ERR and CLK_NUM_ERR are reported in the global status bits of the next SPI transaction and latched as sticky bits in the FSTAT register.

60 GHz radar sensor

Data Organization and SPI Interface

In order to understand if the captured sample data are corrupted, the host can evaluate the bit field CLK_NUM_ERR and SPI BURST_ERR as reported i[nTable 57.](#page-83-1)

Note:

- *Ignored write transaction means that no register (or memory) content is affected by the partial write command, or incomplete data word.*

- *Ignored read transaction means that the returned data is invalid, and for the FIFO no words are removed by the partial read command, or incomplete data word.*

- *Discarded read transaction means that the data is already read from the FIFO but only partially transferred; subsequent read pops next word from FIFO.*

- *Data from the FIFO may be discarded after a length error in the infinite burst (NBURST=0) occurs. The FIFO read has to happen, since at that stage the data is required to be shifted out, but if not all bits are shifted out the FIFO is already read and the partial data word may be discarded.*

5.9 Quad SPI Mode

SPI will be set by default to a general compatible mode: suitable up to 25MHz

To address the quadSPI the chip will provide 4 bidirectional signal pins (SPI_DIO[0..3])

DualSPI mode is not supported

 Γ

60 GHz radar sensor

Data Organization and SPI Interface

Quad SPI											
		ADDR	WAIT				Data				
DIO 0	$C4$ $C0$				D4 D0 D4	D0 D4 D0	D4	DO D4 D0		D4 D0	
DIO ₁	$C5$ $C1$						D5 D1 D5 D1 D5 D1 D5 D1 D5 D1 D5 D1				
DIO ₂	CG	C ₂			D6 D2 D6		D2 D6 D2 D6 D2 D6 D2			D6 D2	\cdots
DIO ₃	C7	C ₃			D7 D3 D7		D3 D7 D3 D7 D3 D7 D3 D7 D3 D7 D3				

Figure 65 QSPI Protocol implementation (read mode only)

Only 1 command is supported:

- Command = same as read address (either registers or FIFO). An address ≥ 0xC0 is not allowed.
- During burst read, the provided address will be incremented internally, the following data are taken from the address related location (<0x62 read from register, afterwards read from FIFO)

QSPI can be

- burst read of registers (>= 2 wt. cycles)
- burst read of FIFO (>= 2 wt. cycle)
- burst read over 0x62 border (>= 2 wt cycle)

5.10 Hardware Reset Sequence

After power up, the chip is not in a default reset condition and requires a dedicated HW reset as described below. Only after the HW reset also other reset sequences can be triggered via SPI (e.g. SW, FIFO and FSM- reset). For such SPI triggered resets an external OSC_CLK (see [Table 2\)](#page-9-0) needs to be applied, while the HW reset does not require any external OSC_CLK.

HW Reset Sequence: While CS_N is = '1_B' DIO3 must perform a $1_B \rightarrow 0_B \rightarrow 1_B$ transition

The behavior is presented i[n Figure 66](#page-85-0) with:

60 GHz radar sensor

Data Organization and SPI Interface

Figure 66 Hardware reset Sequence

5.11 Software Triggered Resets

Besides the hard reset, three reset sequences are supported and can be triggered in the ISO register (see also [4.2\)](#page-37-0). They are defined according to the following hierarchy:

Soft reset \rightarrow FIFO reset \rightarrow FSM reset

• **Software Reset**

- o Resets all registers to default state
- o Resets all internal counters (shape, frame e.g.)
- o Perform FIFO reset
- o Performs FSM reset
- \circ A delay of 100 ns after the SW_RESET is needed before the next SPI command is sent

• **FIFO Reset**

- o Reset the read and write pointers of the FIFO
- o Array content will not be reset, but cannot be read out
- \circ FIFO empty is signaled, filling status = 0
- o Resets register FSTAT
- o Performs an implicit FSM reset

• **FSM Reset**

- o Resets FSM to deep sleep mode
- o Resets FSM internal counters for channel/shape set and timers
- o Resets STAT0 and STAT1 register
- o Reset PLL ramp start signal
- o Reset PA_ON
- o Terminates frame (shape and frame counters incremented although maybe not complete)

6 PLL Domain Functional Specification

The PLL is designed to generate high performance frequency chirps in the range of 58 GHz to 62 GHz. The modulation is performed inside the PLL bandwidth (in-band-modulation) with an analog charge pump based fractional-N RF-PLL architecture. It furthermore features a shape generator with high flexibility to allow different ramp shapes and duration times. The loop requires a low noise reference clock with a nominal frequency of 80 MHz.

6.1 PLL Interfaces and Clock Distribution:

[Figure 67](#page-86-0) shows the interfaces to the PLL and the distribution of the 80 MHz reference clock.

6.2 Reference Clock Distribution

The external 80 MHz reference clock signal is provided via a short, low jitter path directly to the input of the PLL analog part. From there the clock is distributed to the reference clock buffer of the PLL and also via another path to the STS, which is the defined interface between the PLL analog and the digital part. These paths are independent from each other since the clock provided through the STS to the output of the PLL macro ("osc_clk2dig") serves as the clock for the main FSM. It must be available even when the PLL is put into power down. Therefore the usage of internally generated supplies of the PLL is avoided. The main FSM clock can be gated via a dedicated register bit called PACR1.OSCCLKEN (see section [4.6\)](#page-41-0) which quiets the clock path already at its beginning.

Figure 67 PLL and 80 MHz clock interface to the main FSM

PLL Domain Functional Specification

6.2.1 Interfaces to the PLL

Most static settings and control signals dedicated to the analog part of the PLL are treated as asynchronous signals and are passed from the register bank to the STS of the PLL. This applies to digital signals that are not timing critical. Ramp generation parameters provided from the main FSM to the digital part of the PLL are registered inside the PLL digital. The start signal of the ramp also acts as a synchronization signal of the ramp parameters. This is required since the PLL digital runs on the divided clock of the PLL which ensures a known and synchronous timing relation between the sigma-delta bit stream and the analog part of the PLL that realizes the ramping behavior. The divided clock is only available if the PLL macro and the VCO are activated. Other control signals from PLL digital to the analog part are kept asynchronous. In order to close the PLL loop the analog part of the PLL core has interfaces to the RF-macro where the VCO and a part of the divider chain are located.

6.3 PLL Parameters and Specification

[Table 58](#page-87-0) summarizes the target parameters of the PLL-based frequency generator.

Spec	Symbol	Unit		Value		Number	Condition/Note
Parameter			Min	Typ	Max		
Reference Clock							
Reference Frequency	f_{ref}	MHz	75	80	85	6.3.1	$f_{ref} = f_{SYS\ CLK}$ See 2.2 78 MHz not allowed
and Fall Rise Time οf Reference Clock	$t_{rs,fs,clk}$	ns			6	6.3.2	1.8 V CMOS clock
PLL Chirp Parameters							
Output Frequency Range	f_{RF}	GHz	58		62	6.3.4	Range depends on the VDDLF value
Continuous FM-Chirp Bandwidth	BW	GHz	$\overline{0}$		4	6.3.5	PLL tuning range
VDDLF Range	VDDLF	V	2.5		3.63	6.3.6	4 GHz modulation BW requires at least $VDDLF = 3.3V$
Chirp slope	Slope	MHz/µs			400	6.3.7	
Frequency Ramp Linearity Error	Error	$\frac{0}{0}$			$\mathbf{1}$	6.3.8	For 2 GHz BW minimum See 6.3.1, Figure 13, Table 15
Frequency Ramp Settling Time (fast chirp feature active)	t _{PLL} , settle	μs		5		6.3.9	See 6.3.2
PLL Phase Noise Single Sideband	PN _{PLL,100kHz}	dBc/Hz		-80	-75	6.3.10	@100kHz offset

Table 58 PLL Specifications, VDDPLL=1.71 to 1.89 V, VDDLF=2.5 to 3.63V, Tb= -40 to +105°C

PLL Domain Functional Specification

6.3.1 Frequency Ramp Linearity Definition:

Frequency ramp linearity error is defined to be <1% of the FM-chirp bandwidth. The linearity error is calculated as the deviation from an "ideal" frequency ramp. The specification needs to be fulfilled after the frequency ramp settling time (see also section [3.3\)](#page-20-0). The assumed worst-case FM-chirp bandwidth for linearity evaluations is 2 GHz.

Figure 68 Frequency linearity definition

The max frequency error expected, assuming 2 GHz minimum BW and a max deviation of 1%, will be 20 MHz.

6.3.2 Frequency Ramp Settling Time

It is the time required by the PLL to damp undershoot and overshoot in case of saw-tooth shapes. A qualitative view is shown in [Figure 69.](#page-88-2) See sectio[n 3.3](#page-20-0) for a more detailed definition of the timings.

Analog-RF Domain Functional Specification

7 Analog-RF Domain Functional Specification

In the analog functional specification all analog components like RF frontend (RF FE), baseband amplifiers, and filters are described in more details.

The register definitions for the components are in section [0.](#page-47-1)

Figure 70 Analog domain simplified block diagram

7.1 RF Frontend (RF FE)

In the RF frontend, all features to enable the radar functionality are implemented.

Figure 71 Simplified block diagram of BGT60ATR24C transceiver frontend

60 GHz radar sensor

Analog-RF Domain Functional Specification

7.1.1 On-Chip Analog Sensor Output

The analog sensor outputs are connected to the SADC. See sectio[n 4.9](#page-46-0) for the SADC input configuration. See also section [4.9](#page-46-0) for enable pins definition.

7.1.2 RF FE Specifications

In the table below the target specifications for the RF frontend measured at die PAD interface.

Table 59 **RF FE Specifications,** min and max values cover the specified frequency range, f_{RF}= 58.0 to 62.0 GHz. Temperature range, Tb= -40 to +105°C, and voltage supply range, VDDRF= 1.71 to 1.89 V (unless otherwise specified)

60 GHz radar sensor

Analog-RF Domain Functional Specification

2): power to voltage gain;

³: on Evalboard

Output power can be evaluated by sampling the level of the peak detector level at the output of the TX power amplifier. This signal has to be compared to a reference to de-embed thermal drift of the sensor. Therefore, both signals on channel SADC:CH3 (pd_out) and SADC:CH4 (pd_outx) are sampled by the SADC in two consecutive steps. PPD_PA= pd_out - pd_outx... See sectio[n 4.9.](#page-46-0)

Note: The 80 MHz spur clock signal could affect the SADC the readout (+/- 10mW). In order to have a more stable read out for the sensors, 16 avg for each sensor measurement are recommended.

60 GHz radar sensor

Analog-RF Domain Functional Specification

7.2 Analog Baseband: Amplifiers and Filters

The baseband amplifiers and filters adjust the IF signals to fulfill the system requirements. They set the signal levels to drive full scale the ADC inputs without clipping.

Figure 72 Baseband amplifiers and filters block diagram

7.2.1 Baseband Characteristics

The baseband block consists of four channels. Each channel consists of a high pass filter (HPF), a variable gain amplifier (VGA), and anti-aliasing filter (AAF) plus a driver for the ADC (see [Figure 74\)](#page-93-0).

Figure 73 Baseband characteristic

60 GHz radar sensor

Analog-RF Domain Functional Specification

The high pass filter is used in order to remove the DC-offset at the output of the RX mixer and also suppress the reflected signal from close in unwanted targets (radome, e.g.).

7.2.2 Baseband Requirements

The high pass filter can be tuned to accommodate different fcHPF according to different modulation parameters. As presented i[n Table 60](#page-93-1) four different settings are possible.

Given the expected power levels the radar system will deal with, the HPF should not degrade the linearity of the system.

Figure 74 Baseband simplified block diagram, one for each channel

After the AC-coupling, the IF signals are amplified by the first amplifier stage. The first stage shows a selectable voltage gain of 18 or 30dB. The gain can be adjusted in the VGA in 6 steps of 5dB each up to a maximum gain of 30dB. The VGA is followed by a two stages, four poles antialiasing filter. The signal is then applied to an ADC driver amplifier, which has a gain of 1. Overall the baseband chain can be set to a maximum gain of 60dB.

The specific parameters of the baseband chain are summarized i[n Table 60,](#page-93-1) [0,](#page-93-2) and [Table 62.](#page-94-0)

Spec	Unit		Value		Number	Description					
Parameter		Min	Тур	Max							
Fc_HPF_0	kHz	12	20	28	7.2.1	HPF 3 dB cutoff frequency					
Fc_HPF_1	kHz	32	40	48	7.2.2	HPF 3 dB cutoff frequency					
Fc_HPF_2	kHz.	63	70	93	7.2.3	HPF 3 dB cutoff frequency					
Fc_HPF_3	kHz	65	80	95	7.2.4	HPF 3 dB cutoff frequency					

Table 60 High Pass Filter Selection. VDDRF= 1.71 to 1.89 V, Tb= -40 to +105°C

60 GHz radar sensor

Analog-RF Domain Functional Specification

Table 62 Antialiasing Filter Specification, VDDRF= 1.71 to 1.89 V, Tb= -40 to +105°C

MADC Domain Functional Specification

8 MADC Domain Functional Specification

The multichannel ADC (MADC) block consists of four differential SAR ADCs. The four ADCs are capturing the four differentials IF output signals from the baseband and convert them into a digital representation of the same. The one 1.5 V supply (VDDC) is internally generated by a dedicated LDO (see [Figure 5\)](#page-11-0). This block is enabled by bit MADC_EN in [Table 30,](#page-50-0) parameters are set in [4.3.](#page-38-0) Each channel of the MADC can be enabled/disabled together with the respective baseband channel by the bits BBCH_SEL i[n Table 30.](#page-50-0) To simplify the dataflow to the memory the ADC channels to be used can be selected via the BBCH_SEL in [Table 30.](#page-50-0) See also APU and APD in [Table 37](#page-58-0) and paragrap[h 5.2.](#page-70-0)

Figure 75 MADC block diagram

8.1 MADC Supply Voltage Requirements

The voltage supply to the ADC domain is provided on pin VDDA and the output of the internal ADC reference voltage is provided on pin VAREF. In order to filter out the voltage ripples due to switching effects a low ESR bypass capacitor with a value of $C_{b2} = 470$ nF should be used on the PCB.

60 GHz radar sensor

MADC Domain Functional Specification

Figure 76 MADC input pin requirements

Both ground connection pins VSSA and VAGND share the same analog ground connection on PCB. The bypass capacitors should be mounted as close as possible to that pins.

Spec	Symbol	Unit		Value		Number	Condition
Parameter			Min	Typ	Max		
Positive reference voltage with respect to VAGND, generated internally	VREFP	٧	1.14	1.2	1.26	8.1.1	
Negative analog reference voltage	VAGND	٧	0		0.1	8.1.2	Refers to board design ground plane

Table 63 MADC Voltage Reference, VDDA= 1.71 to 1.89 V, Tb= -40 to +105°C

8.2 MADC Specifications

[Table 64](#page-96-0) below specifies the ADC parameters. The numbers include one over-conversion. All parameters are only valid with executed startup calibration. No parameter is targeted for production test.

Note:

fADC_CLK= fSYS_CLK

REMARK:

If the ADC starts sampling before the bandgap is powered up (BG_EN i[n Table 32\)](#page-52-0), the results will show some gain errors. To avoid this, follow the bandgap power up timing presented in sectio[n 8.4.](#page-98-0)

MADC Domain Functional Specification

Table 64 MADC Specifications, VDDA= 1.71 to 1.89 V, Tb= -40 to +105°C **1)**

1) Parameters guaranteed by design

*2) TSUCAL= (1792 * 2^ (ADC0:STC) + 896*ADC0:MSB_CTRL + 1569) * 1/fSYS_CLK*

3) Overall wake up time when calibration time is enabled = T_{WUADC} + T_{SUCAL}

8.3 MADC Timing Diagrams

The interface is fully synchronized to the main clock[. Figure 77](#page-98-1) shows the 12 bits conversion timing in case of one tracking and no oversampling. Thus, the maximum speed of the ADC is set to 2.5 MSps at 80 MHz clock input. [Figure 77](#page-98-1) shows the SAR ADC timing.

60 GHz radar sensor

MADC Domain Functional Specification

Important: all configuration signals must be stable during a running conversion (between start_adc and one cycle before eoc).

Figure 77 SAR ADC conversion timing diagram, 12 bit

8.4 MADC Startup Sequence

The following figure shows the startup sequence for the complete ADC.

Figure 78 MADC start-up timing constraints

After a reset and trigger from the host, the FSM will move from the deep sleep mode into the idle mode. Here T_{WKUP} represents the overall time required by the bandgap to settle and it is the longest time required in the settling of the ADC.

The followin[g Table 65](#page-98-2) shows the start-up timing constraints:

Table 65 MADC Timing Constraints, VDDA= 1.71 to 1.89 V, Tb= -40 to +105°C

60 GHz radar sensor

MADC Domain Functional Specification

8.5 MADC Conversion Rate

The ADC clock input is $f_{ADC_CLK}= f_{SYS_CLK}= 80$ MHz and is derived from the system clock.

A conversion can include three different phases:

- Sampling
- Conversion
- Tracking

8.5.1 Sampling

During the first phase, the analog input voltage is sampled onto the input capacitor. The duration is controlled using the ADC0_STC bits. The following [Table 66](#page-99-0) shows the link between the register value ADC0_STC the clock periods STC_NUM and the sampling time.

The sampling time is calculated as: $N_{sample} = STC_NUM$

8.5.2 Conversion

The charge from the sampling capacitor is redistributed to 13 + 2 capacitors. To identify the LSB bits of the result, 13 clock cycles are needed.

To identify the MSB bit of the result, one or two clock cycles are used, depending on register setting ADC0_MSB_CTRL:

- In case of MSB_CTRL is set to 0_B , just a single (1) clock cycle is used
- In case of MSB_CTRL is set to 1_B , two (2) clock cycles are used

The redistribution time is calculated as:

 $N_{\text{conv}} = (13 + 2 + \text{ADC0: MSB_CTL})$

60 GHz radar sensor

MADC Domain Functional Specification

8.5.3 Tracking

In this mode, the ADC performs a single sample conversion followed by several tracking conversions, depending on the setting of bits ADC0: TRACK_CFG:

The duration of one tracking conversion is:

 $N_{\text{track}} = 8$

The duration of all tracking conversions for a single result is then:

 $N_{track all} = 8 \times TRACK_CFG_NUM$

8.5.4 ADC Conversion Rate

Based on what is defined i[n 8.5.1,](#page-99-1) [8.5.2](#page-99-2) and [8.5.3](#page-100-1) the following cycles are defined for a single conversion:

 $N_{ADC\,$ CONV = N_{samp} + N_{conv} + $N_{\text{track all}}$

with N_{sample} the number of sampling, N_{conv} conversion and N_{track} tracking cycles, respectively.

All ADCs are synchronized to f_{SYS_CLK}.

8.5.5 ADC Sampling Rate

The ADC sampling rate is controlled by the ADC0: ADC_DIV value (se[e Table 22\)](#page-39-0). The sampling rate of the ADC is given then by $f_{ADC_SAMP} = f_{ADC_CLK}$ /ADC_DIV. ADC0: ADC_DIV value needs to be greater than the number of clock cycles needed by a single ADC conversion as described in [8.5.4.](#page-100-2)

The sampling rate of the ADC is:

 $f_{ADC_SAMP} = f_{ADC_CLK} / ADC_DIV$

with $ADC_DIV > N_{ADC}$ conv

Spec	Symbol	Unit		Value		Number	Condition
Parameter			Min	тур	Max		
ADC sampling rate	LADC SAMP	MHz			4	8.5.1	
Effective number of bits resolution	ENOB			10.5		8.5.2	

Table 68 ADC Sampling Rate, VDDA= 1.71 to 1.89 V, Tb= -40 to +105°C

9 SADC Domain Functional Specification

The Sensor ADC (SADC) is a single channel single-ended 8 bits SAR ADC.

The sensor ADC can be used to monitor the temperature output as well as the power detector outputs from the transmitter channels. Conversion data can be read out through the SADC register (see also sectio[n 4.24\)](#page-64-0). The data can be added also to the header of MADC data frame in the FIFO (see also section [5.1\)](#page-69-0). By default the SADC is set to read out the temperature sensor out (SADC_CTRL: SADC_CHSEL=0 in section [4.9\)](#page-46-0). For additional settings please check section [4.9.](#page-46-0) See also [Figure 79.](#page-101-0) The SADC can achieve a better resolution of 10 bits by means of oversampling (see sectio[n 9.2\)](#page-102-0).

Due to the required conversion time, ADC data are not available during a shape but they would be available during next shape (there is a delay of one shape for these data).

Figure 79 SADC Integration

9.1 SADC Functionality

Four main tasks are performed by the FSM to control the SADC:

- Enabling:
	- o The SADC module is enabled through the CSCx register in any phase of the FSM state (see also [4.10\)](#page-47-0)
- Initialization:
	- The host selects the channel in the channel register from SADC_CTRL control register (see also sectio[n 4.9\)](#page-46-0)
- Triggering:
	- \circ Each chirp-start during the active phase of shapes will trigger the SADC sampling/conversion
	- o or by sending a SADC_START to SADC_CTRL register (see section [4.9\)](#page-46-0)
- Results:
	- o The conversion results are stored in the result register SADC_RESULTS register (see sectio[n 4.24\)](#page-64-0) after the sampling and conversion is completed

SADC Domain Functional Specification

9.2 SADC Conversion Formula

The SADC clock signal is running at 20 MHz and is derived from f_{ADC} $_{CLK}=$ f_{SYS} $_{CLK}=$ 80 MHz. The SADC startup time is 101 clock cycles without startup-calibration and 422 clock cycles with startup-calibration. If temperature or power supply conditions did not change dramatically, the startup-calibration can be avoided during frames.

Figure 80 SADC startup timing

The conversion time $N_{CONV-LEN}$ for a single analog to digital conversion into the result register SADC_RESULT (see sectio[n 4.24\)](#page-64-0) is defined by the following relation:

 $N_{\text{CONV}_\text{LEN}} = (N_{\text{conv}} + N_{\text{sample}_\text{dfft}} + \text{SESP} \times N_{\text{spread}_\text{early}_\text{sample}) \times \text{OVS}$

Where:

Nconv= 13 clock cycles

Nsample _dflt= 16 clock cycles

N_{spread} early samply= 16 clock cycles

OVS … see SADC_CTRL: OVERS_CFG (see section [4.9\)](#page-46-0)

SESP … see SADC_CTRL: SESP (see section [4.9\)](#page-46-0).

The SADC conversion formula for 8 bits resolution is:

Dout_{8b}= ((2^8 x V_{Ain}) / VREFP) x G_{Ain} with an error of \pm 0.1%

Where:

V_{Ain} is the analog input to the SADC

 G_{Ain} is the gain of the ADC module and can be set either to 1 or 0.75 (see sectio[n 4.9\)](#page-46-0)

VREFP= 1.21V.

In order to achieve 10 bits resolution, the oversampling should be set to 32 (see sectio[n 4.9\)](#page-46-0).

In order to measure correctly the power sensor output, see sections [7.1.2](#page-90-0) and [4.9.](#page-46-0)

Note: Disabling the SADC

To disable the SADC simply set in register CSCx (see section [0](#page-52-1)) SADC_ISOPD= '0_B' (f_{sys cLK} has to be still provided for at least one additional cycle for the command to take effect).

10 Enhanced Functions

10.1 Chip ID Readout

Readout sequence:

- 1. Enable the EFUSE block by setting DFT0: EFUSE_EN = 1 with a single dedicated SPI write, while keeping all other fields in DFT0 with default values.
- 2. Initiate the sense operation by setting DFT0: EFUSE_SENSE = 1 and keeping DFT0: EFUSE_EN enabled
- 3. Wait for 2us or poll the register field DFT1: EFUSE_READY = 1.
- 4. Read out the device ID from CHIP ID #1 and CHIP ID #2.
- 5. Disable the EFUSE block DFT0: EFUSE_EN = 0.

10.2 Data Test Mode

A linear feedback shift register (LFSR) is built-in on chip. It will generate a pseudo random bit M-sequence that can be used to fill up the FIFO. This can be used to develop and test the complete pipeline from the FIFO on the BGT60ATR24C up to the Application Processor (AP) memory, including firmware and drivers, with a defined bit sequence.

The implemented LFSR is described by the following polynomial: $x^{12}+x^{11}+x^{10}+x^{4}+1$.

Figure 81 Digital pipeline simplified block diagram

The first ADC channel ADC_CH1 output data stream is bypassed by the data sequence coming from the LSFR generator.

The other channels can be disabled or used in normal operation.

- This test mode can be started with bit SFCTL: LFSR_EN= 1_B (see also [4.8\)](#page-44-0):
- Activate test data instead of ADC data

60 GHz radar sensor

Enhanced Functions

Initialization with MAIN: FSM_RESET= 1_B

10.3 CW Mode

In the continuous wave (CW) mode the device will be set to provide a constant output frequency. During CW mode no shapes are executed.

During the execution of this mode:

- Freq/timing parameters defined in shape registers are ignored
- PLL / RF / ADC runs with values programmed in PLL DFT0 [\(4.18\)](#page-60-0) and CSU1 [\(4.10\)](#page-47-0).
- All other CSx / shape settings are not handed over to functional blocks
- The values for REPS/REPC/REPT and frame relevant timings are used to shape a "virtual frame"
- Data from the FIFO can be read out following the structure of that "virtual frame"

Note:

For test purposes the "virtual frame" definition should be kept simple: 1 shape, 1 CS, e.g.

10.3.1 Enabling the CW mode

The CW mode should be preceded by either an HW or SW reset.

After this in order to enable the CW mode, the steps below should be followed:

- Enable the MAIN: $CW_MODE = 1_B$ (se[e 4.2\)](#page-37-0)
- Initialize the chip registers according to defined "virtual frame" (settings in [4.10](#page-47-0) an[d 4.16\)](#page-57-0)
- Enable the clock: PACR1: OSCCLKEN (see [4.6\)](#page-41-0)
- Set frequency via PLLx: FSU setting from shape 1
- Set channel set for CSD/CSI/CSU1 (se[e4.11\)](#page-52-2)
- set PLL DFT0: BYPRMPEN= 1_B (see [4.18\)](#page-60-0)

By using the FRAME_START as trigger, the chip can be set in the different states of a shape as shown in [Figure 82:](#page-105-0)

- TRIG#1: jump to 1 (DS -> IDLE)
- TRIG#2: jump to 2 (IDLE -> INIT0)
- TRIG#3: jump to 3 (INIT0 -> INIT1)
- TRIG#4: jump to 4
- TRIG#5: jump to 6
- TRIG#6: jump to 7
- Frequency update: at this stage the output frequency can be updated/programed (FSU) to any value and the current frequency will be updated immediately after PLL transition of DFT0: BYPRMPEN= $0_B \rightarrow 1_B$.
- TRIG7: jump to 8
- At this stage the APU number of samples is generated by the ADC according to the ADC0 settings. In case if APU=0 no triggers are generated, manual triggering of MADC can be done via ADC0: TRIG_MADC. Once the APU number of samples is generated another automatic generation of samples can be done after FSM reset.
- TRIG8: jump to 10
- TRIG9: jump to 11
- TRIGx

BGT60ATR24C 60 GHz radar sensor Enhanced Functions

Figure 82 Steps that can be followed during a "virtual frame"

The FSM-reset will set back the FSM to initial state to start again with TRIG1.

This specific mode is intended also to test the power consumption of the chip during a specific sequence. It will offer the opportunity to break the expected shape that should be run during the radar (active) mode in static steps where the current consumption can be measured.

10.3.2 Baseband and ADC Test Mode

A test-tone generator can be used together with the CW mode. A test signal source derived from the OSC_CLK input at 80 MHz can be activated in the analog receiver chain; the same in each Rx chain. This test signal can be programmed in the register RFT0 (see section [4.19\)](#page-60-1). The test tone can propagate through to each baseband chain by enabling a dedicated path. The MADC is triggered by the TRIG7 in [Figure 82](#page-105-0) and will sample the number of samples specified in the APU1 (see sectio[n 4.16\)](#page-57-0). To run a new measurement an FSM-Reset is required.

BGT60ATR24C 60 GHz radar sensor Enhanced Functions

Figure 83 Baseband/ADC test block diagram

This feature represents a very convenient way to test and debug a complete system. The customer can program a dedicated frequency, set the baseband gain and cutoff filter of the HPF [\(0\)](#page-47-1), set the ADC (see [4.3\)](#page-38-0), and readout via SPI the sampled data into the application processor or microcontroller unit to verify if the complete baseband chain is working as expected.

In [Figure 84](#page-106-0) is reported one example of ADC readout when the baseband is fed with a test tone at 400kHz internally derived from the OSC_CLK input. Different readouts from different VGA settings are reported.

Figure 84 Example: ADC readout after FFT

Enhanced Functions

10.4 IRQ Output

BGT60ATR24C provides one interrupt pin output (IRQ). In default mode, the IRQ signal is used to monitor the filling level of the FIFO as described below.

IRQ status definition:

- IRQ is high after:
	- o CS_N goes high and FSTAT: FILL_STATUS >= SFCTL: FIFO_CREF (see als[o 4.8](#page-44-0) and [4.25\)](#page-65-1).
- IRQ is low (as a consequence of):
	- o CS_N goes high and FSTAT: FILL_STATUS < SFCTL: FIFO_CREF (see als[o 4.8](#page-44-0) and [4.25\)](#page-65-1).
	- o or CS_N is active low

The following figure shows the IRQ signal in case of FIFO-burst reads.

Figure 85 IRQ status behavior during radar mode with FSM capturing data

BGT60ATR24C 60 GHz radar sensor Package

11 Package

The BGT60ATR24C chipset is housed in the PG-VFWLB-76-1 eWLP package with bump balls of 350µm diameter and a minimum standoff of 250 µm. According to IPC/JEDEC's J-STD, the moisture sensitivity level, MSL, is 3. The package size is (6.0 x 6.0 x 0.83) mm³ with a general ball pitch of 500 μ m except for the RF balls which are off-grid to support an RF package-to-PCB transition.

Figure 86 Package Drawing

Note: Additional info about RF transition proposals, PCB layer stack-up definition, ground definition underneath the chip, and thermal behavior definition will be provided in an AN once evaluation board is completed.

Abbreviations

12 Abbreviations

60 GHz radar sensor

Revision History

13 Revision History

Major changes since the last revision.

