# NPN Small-Signal Darlington Transistor

# BSP52T1G, BSP52T3G, SBSP52T1G

This NPN small signal Darlington transistor is designed for use in switching applications, such as print hammer, relay, solenoid and lamp drivers. The device is housed in the SOT-223 package, which is designed for medium power surface mount applications.

### Features

- The SOT-223 Package can be soldered using wave or reflow. The formed leads absorb thermal stress during soldering, eliminating the possibility of damage to the die
- Available in 12 mm Tape and Reel Use BSP52T1 to Order the 7 Inch/1000 Unit Reel
- PNP Complement is BSP62T1
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant
- S Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable

## **MAXIMUM RATINGS** (T<sub>C</sub> = $25^{\circ}$ C unless otherwise noted)

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V <sub>CES</sub>	80	V
Collector-Base Voltage	V <sub>CBO</sub>	90	V
Emitter-Base Voltage	V <sub>EBO</sub>	5.0	V
Collector Current	۱ <sub>C</sub>	1.0	А
Total Power Dissipation (Note 1) @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	0.8 6.4	W mW/°C
Total Power Dissipation (Note 2) @ T <sub>A</sub> = 25°C Derate above 25°C	PD	1.25 10	W mW/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to 150	°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance (Note 1) Junction-to-Ambient	$R_{\thetaJA}$	156	°C/W
Thermal Resistance (Note 2) Junction-to-Ambient	$R_{\thetaJA}$	100	°C/W
Maximum Temperature for Soldering Purposes Time in Solder Bath	TL	260 10	°C Sec

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Device mounted on a FR-4 glass epoxy printed circuit board using minimum recommended footprint.

2. Device mounted on a FR-4 glass epoxy printed circuit board using 1 cm<sup>2</sup> pad.



# **ON Semiconductor®**

www.onsemi.com

# MEDIUM POWER NPN SILICON SURFACE MOUNT DARLINGTON TRANSISTOR





## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
BSP52T1G, SBSP52T1G	SOT-223 (Pb-Free)	1000 / Tape & Reel
BSP52T3G	SOT-223 (Pb-Free)	4000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# BSP52T1G, BSP52T3G, SBSP52T1G

**ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> =  $25^{\circ}$ C unless otherwise noted)

Characteristics	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Collector-Base Breakdown Voltage $(I_{C} = 100 \ \mu A, I_{E} = 0)$	V <sub>(BR)</sub> CBO	90	-	_	V
Emitter-Base Breakdown Voltage $(I_E = 10 \ \mu\text{A}, I_C = 0)$	V <sub>(BR)EBO</sub>	5.0	-	_	V
Collector-Emitter Cutoff Current $(V_{CE} = 80 \text{ V}, V_{BE} = 0)$	ICES	_	_	10	μΑ
Emitter-Base Cutoff Current $(V_{EB} = 4.0 \text{ V}, I_C = 0)$	I <sub>EBO</sub>	_	-	10	μΑ
ON CHARACTERISTICS (Note 3)					
DC Current Gain $(I_{C} = 150 \text{ mA}, V_{CE} = 10 \text{ V})$ $(I_{C} = 500 \text{ mA}, V_{CE} = 10 \text{ V})$	h <sub>FE</sub>	1000 2000	-	-	-
Collector-Emitter Saturation Voltage $(I_C = 500 \text{ mA}, I_B = 0.5 \text{ mA})$	V <sub>CE(sat)</sub>	-	-	1.3	V
Base-Emitter Saturation Voltage $(I_C = 500 \text{ mA}, I_B = 0.5 \text{ mA})$	V <sub>BE(sat)</sub>	-	-	1.9	V
SWITCHING CHARACTERISTICS					
Rise Time ( $V_{CC}$ = 10 V, I <sub>C</sub> = 150 mA, I <sub>B1</sub> = 0.15 mA)	t <sub>r</sub>	-	155	-	ns
Delay Time (V <sub>CC</sub> = 10 V, I <sub>C</sub> = 150 mA, I <sub>B1</sub> = 0.15 mA)	t <sub>d</sub>	-	205	-	ns
Storage Time (V <sub>CC</sub> = 10 V, I <sub>C</sub> = 150 mA, I <sub>B1</sub> = 0.15 mA, I <sub>B2</sub> = 0.15 mA)	ts	-	420	_	ns
Fall Time (V <sub>CC</sub> = 10 V, I <sub>C</sub> = 150 mA, I <sub>B1</sub> = 0.15 mA, I <sub>B2</sub> = 0.15 mA)	t <sub>f</sub>	_	365	_	ns

3. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%

## BSP52T1G, BSP52T3G, SBSP52T1G





DATE 02 OCT 2018





SCALE 1:1

0.10 C

A1



-11

SIDE VIEW

DETAIL A

NDTES:

SOT-223 (TO-261) CASE 318E-04 ISSUE R

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. ALLIS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST PDINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

	MILLIMETERS			
DIM	MIN.	NDM.	MAX.	
A	1.50	1.63	1.75	
A1	0.02	0.06	0.10	
b	0.60	0.75	0.89	
b1	2.90	3.06	3.20	
с	0.24	0.29	0.35	
D	6.30	6.50	6.70	
E	3.30	3.50	3.70	
e	2.30 BSC			
L	0.20			
L1	1.50	1.75	2.00	
He	6.70	7.00	7.30	
θ	0*		10°	



DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	the Document Repository. COPY" in red.
DESCRIPTION:	: SOT-223 (TO-261)		PAGE 1 OF 2
ON Semiconductor and 🔟 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.			

FRONT VIEW

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2018

#### SOT-223 (TO-261) CASE 318E-04 ISSUE R

#### DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: Pin 1. gate 2. drain 3. source 4. drain	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	Style 9: Pin 1. Input 2. ground 3. logic 4. ground	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	STYLE 12: PIN 1. INPUT 2. OUTPUT 3. NC 4. OUTPUT	STYLE 13: PIN 1. GATE 2. Collector 3. Emitter 4. Collector		

# GENERIC MARKING DIAGRAM\*



- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package
- (Note: Microdot may be in either location) \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2	
ON Semiconductor and Mare trademarks of Semiconductor Components Industries 11C dba ON Semiconductor or its subsidiaries in the United States and/or other countries				
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding				

the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.