



**Single/Dual Battery, 0.9–3.6 V, 16–8 kB, SmaRTClock, 12/10-Bit ADC MCU**

#### **Ultra-Low Power**

- **-** 160 µA/MHz in active mode (24.5 MHz clock)
- **-** 2 µs wake-up time (two-cell mode)
- **-** 10 nA sleep mode with memory retention
- **-** 50 nA sleep mode with brownout detector
- **-** 300 nA sleep mode with LFO ('F912/02 only)
- **-** 600 nA sleep mode with external crystal

#### **Supply Voltage 0.9 to 3.6 V**

- **-** One-cell mode supports 0.9 to 1.8 V operation ('F911/01). 'F912 and 'F902 devices can operate from 0.9 to 3.6 V continuously
- **-** Two-cell mode supports 1.8 to 3.6 V operation
- **-** Built-in dc-dc converter with 1.8 to 3.3 V output for use in one-cell mode
- **-** Built-in LDO regulator allows a high analog supply voltage and low digital core voltage
- **-** 2 built-in supply monitors (brownout detectors)

#### **12-Bit or 10-Bit Analog to Digital Converter**

- **-** ±1 LSB INL (10-bit mode); ±1.5 LSB INL (12-bit mode, 'F912/02 only) no missing codes
- **-** Programmable throughput up to 300 ksps (10-Bit Mode) or 75 ksps (12-bit mode, 'F912/02 only)
- **-** Up to 15 external inputs
- **-** On-chip voltage reference
- **-** On-chip PGA allows measuring voltages up to twice the reference voltage
- **-** 16-bit auto-averaging accumulator with burst mode provides increased ADC resolution
- **-** Data dependent windowed interrupt generator
- **-** Built-in temperature sensor

#### **Two Comparators**

- **-** Programmable hysteresis and response time
- **-** Configurable as wake-up or reset source
- **-** Up to 15 Capacitive Touch Sense Inputs

#### **6-Bit Programmable Current Reference**

- Up to  $\pm$ 500 µA. Can be used as a bias or for generating a custom reference voltage
- **-** PWM enhanced mode on 'F912/02 devices

#### **High-Speed 8051 µC Core**

- **-** Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- **-** Up to **25 MIPS** throughput with 25 MHz clock
- **-** Expanded interrupt handler

#### **Memory**

- **-** 768 bytes RAM
	- **-** 16 kB ('F912/1) or 8 kB ('F902/1) Flash; In-system programmable

#### **Digital Peripherals**

- **-** 16 port I/O; All 5 V tolerant with high sink current and programmable drive strength
- **-** Hardware SMBus™ (I2C™ Compatible), 2 x SPI™, and UART serial ports available concurrently
- **-** Four general purpose 16-bit counter/timers
- **-** Programmable 16-bit counter/timer array with six capture/compare modules and watchdog timer

#### **Clock Sources**

- **-** Internal oscillators: 24.5 MHz, 2% accuracy supports UART operation; 20 MHz low power oscillator requires very little bias current
- **-** External oscillator: Crystal, RC, C, or CMOS clock
- **-** SmaRTClock oscillator: 32 kHz crystal or internal low frequency oscillator ('F912/02) or self-oscillate mode
- **-** Can switch between clock sources on-the-fly; useful in implementing various power saving modes

#### **On-Chip Debug**

- **-** On-chip debug circuitry facilitates full-speed, nonintrusive in-system debug (no emulator required)
- **-** Provides 4 breakpoints, single stepping
- **-** Inspect/modify memory and registers
- **-** Complete development kit

### **Packages**

- **-** 24-pin QFN (4x4 mm)
- **-** 24-pin QSOP (easy to hand-solder)
- **-** Tested die available

#### **Temperature Range: –40 to +85 °C**





## **Table of Contents**

























## **List of Figures**













## **List of Tables**









## **List of Registers**

























## <span id="page-19-0"></span>**1. System Overview**

C8051F91x-C8051F90x devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to [Table](#page-29-2) 2.1 for specific product feature selection and part ordering numbers.

- Single/Dual Battery operation with on-chip dc-dc boost converter
- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- 10-bit 300 ksps or 12-bit 75 ksps single-ended ADC with analog multiplexer
- 6-bit Programmable Current Reference. Resolution can be increased with PWM
- Precision programmable 24.5 MHz internal oscillator with spread spectrum technology
- 16 kB or 8 kB of on-chip Flash memory
- 768 bytes of on-chip RAM
- SMBus/I<sup>2</sup>C, Enhanced UART, and two Enhanced SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with six capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset,  $V_{DD}$  Monitor, and Temperature Sensor
- Two On-chip Voltage Comparators with 15 Capacitive Touch Sense inputs.
- 16 Port I/O (5 V tolerant)

With on-chip Power-On Reset,  $V_{DD}$  monitor, Watchdog Timer, and clock oscillator, the C8051F91x-C8051F90x devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 0.9 to 1.8 V, 0.9 to 3.6 V, or 1.8 to 3.6 V operation over the industrial temperature range (–40 to +85 °C). The Port I/O and RST pins are tolerant of input signals up to 5 V. The C8051F91x-C8051F90x devices are available in 24-pin QFN or QSOP packages. Both package options are lead-free and RoHS compliant. See [Table](#page-29-2) 2.1 for ordering information. Block diagrams are included in [Figure](#page-20-0) 1.1 through [Figure](#page-21-1) 1.4.



<span id="page-20-0"></span>

<span id="page-20-1"></span>



<span id="page-21-0"></span>



<span id="page-21-1"></span>

### <span id="page-22-0"></span>**1.1. CIP-51™ Microcontroller Core**

### <span id="page-22-1"></span>**1.1.1. Fully 8051 Compatible**

The C8051F91x-C8051F90x family utilizes Silicon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51™ instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052.

### <span id="page-22-2"></span>**1.1.2. Improved Throughput**

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.



With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS.

### <span id="page-22-3"></span>**1.1.3. Additional Features**

The C8051F91x-C8051F90x SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides multiple interrupt sources into the CIP-51 allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip  $V_{DD}$  monitor (forces reset when power supply voltage drops below safe levels), a Watchdog Timer, a Missing Clock Detector, SmaRTClock oscillator fail or alarm, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an illegal Flash access protection circuit. Each reset source except for the POR, Reset Input Pin, or Flash error may be disabled by the user in software. The WDT may be permanently disabled in software after a power-on reset during MCU initialization.

The internal oscillator factory calibrated to 24.5 MHz and is accurate to  $\pm 2\%$  over the full temperature and supply range. The internal oscillator period can also be adjusted by user firmware. An additional 20 MHz low power oscillator is also available which facilitates low-power operation. An external oscillator drive circuit is included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. If desired, the system clock source may be switched on-the-fly between both internal and external oscillator circuits. An external oscillator can also be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) source, while periodically switching to the fast (up to 25 MHz) internal oscillator as needed.



### <span id="page-23-0"></span>**1.2. Port Input/Output**

Digital and analog resources are available through 16 I/O pins. Port pins are organized as three byte-wide ports. Port pins P0.0–P1.6 can be defined as digital or analog I/O. Digital I/O pins can be assigned to one of the internal digital resources or used as general purpose I/O (GPIO). Analog I/O pins are used by the internal analog resources. P2.7 can be used as GPIO and is shared with the C2 Interface Data signal (C2D). See Section "27. [C2 Interface" on page](#page-317-3) 316 for more details.

The designer has complete control over which digital and analog functions are assigned to individual Port pins, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. See Section "21.3. [Priority Crossbar Decoder" on](#page-215-1)  [page](#page-215-1) 214 for more information on the Crossbar.

All Port I/Os are 5 V tolerant when used as digital inputs or open-drain outputs. For Port I/Os configured as push-pull outputs, current is sourced from the VDD/DC+ supply. Port I/Os used for analog functions can operate up to the VDD/DC+ supply voltage. See Section "21.1. [Port I/O Modes of Operation" on page](#page-212-4) 211 for more information on Port I/O operating modes and the electrical specifications chapter for detailed electrical specifications.



**Figure 1.5. Port I/O Functional Block Diagram**

<span id="page-23-1"></span>

### <span id="page-24-0"></span>**1.3. Serial Ports**

The C8051F91x-C8051F90x Family includes an SMBus/I<sup>2</sup>C interface, a full-duplex UART with enhanced baud rate configuration, and two Enhanced SPI interfaces. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.

### <span id="page-24-1"></span>**1.4. Programmable Counter Array**

An on-chip Programmable Counter/Timer Array (PCA) is included in addition to the four 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with six programmable capture/compare modules. The PCA clock is derived from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflows, an External Clock Input (ECI), the system clock, or the external oscillator clock source divided by 8. 'F912 and 'F902 devices also support a SmaRTClock divided by 8 clock source.

Each capture/compare module can be configured to operate in a variety of modes: edge-triggered capture, software timer, high-speed output, pulse width modulator (8, 9, 10, 11, or 16-bit), or frequency output. Additionally, Capture/Compare Module 5 offers watchdog timer (WDT) capabilities. Following a system reset, Module 5 is configured and enabled in WDT mode. The PCA Capture/Compare Module I/O and External Clock Input may be routed to Port I/O via the Digital Crossbar.



<span id="page-24-2"></span>**Figure 1.6. PCA Block Diagram**



### <span id="page-25-0"></span>**1.5. SAR ADC with 16-bit Auto-Averaging Accumulator and Autonomous Low Power Burst Mode**

C8051F91x-C8051F90x devices have a 300 ksps, 10-bit or 75 ksps 12-bit successive-approximationregister (SAR) ADC with integrated track-and-hold and programmable window detector. ADC0 also has an autonomous low power Burst Mode which can automatically enable ADC0, capture and accumulate samples, then place ADC0 in a low power shutdown mode without CPU intervention. It also has a 16-bit accumulator that can automatically average the ADC results, providing an effective 11, 12, or 13 bit ADC result without any additional CPU intervention.

The ADC can sample the voltage at any of the GPIO pins (with the exception of P2.7) and has an on-chip attenuator that allows it to measure voltages up to twice the voltage reference. Additional ADC inputs include an on-chip temperature sensor, the VDD/DC+ supply voltage, the VBAT supply voltage, and the internal digital supply voltage.



**Figure 1.7. ADC0 Functional Block Diagram**

<span id="page-25-1"></span>



**Figure 1.8. ADC0 Multiplexer Block Diagram**

### <span id="page-26-2"></span><span id="page-26-0"></span>**1.6. Programmable Current Reference (IREF0)**

C8051F91x-C8051F90x devices include an on-chip programmable current reference (source or sink) with two output current settings: low power mode and high current mode. The maximum current output in low power mode is 63 µA (1 µA steps) and the maximum current output in high current mode is 504 µA (8 µA steps).

### <span id="page-26-1"></span>**1.7. Comparators**

C8051F91x-C8051F90x devices include two on-chip programmable voltage comparators: Comparator 0 (CPT0) which is shown in [Figure](#page-27-0) 1.9; Comparator 1 (CPT1) which is shown in [Figure](#page-27-1) 1.10. The two comparators operate identically but may differ in their ability to be used as reset or wake-up sources. See Section "18. [Reset Sources" on page](#page-178-2) 177 and the Section "14. [Power Management" on page](#page-150-2) 149 for details on reset sources and low power mode wake-up sources, respectively.

The Comparator offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0, CP1), or an asynchronous "raw" output (CP0A, CP1A). The asynchronous CP0A signal is available even when the system clock is not active. This allows the Comparator to operate and generate an output when the device is in some low power modes.

The comparator inputs may be connected to Port I/O pins or to other internal signals. Port pins may also be used to directly sense capacitive touch switches.



<span id="page-27-0"></span>

**Figure 1.10. Comparator 1 Functional Block Diagram**

<span id="page-27-1"></span>



## <span id="page-29-0"></span>**2. Ordering Information**

<span id="page-29-1"></span>

### <span id="page-29-2"></span>**Table 2.1. Product Selection Guide**

this format: "C8051F912-C-GM". Package marking diagrams are included as [Figure](#page-35-1) 3.3 and [Figure](#page-36-1) 3.4 to help identify the silicon revision.

**2.** The 'F9xx Plus features are a set of enhancements that allow greater power efficiency and increased functionality. They include 12-bit ADC mode, PWM Enhanced IREF, ultra-low power SmaRTClock LFO, VBAT input voltage from 0.9 to 3.6 V, and VBAT battery low indicator. The 'F9xx Plus features are described in detail in "AN431: F93x-F90x Software Porting Guide."



## <span id="page-30-0"></span>**3. Pinout and Package Definitions**



<span id="page-30-1"></span>





### **Table 3.1. Pin Definitions for the C8051F91x-C8051F90x (Continued)**











<span id="page-33-0"></span>**\*Note:** Signal only available on 'F912 and 'F902 devices.





<span id="page-34-0"></span>**\*Note:** Signal only available on 'F912 and 'F902 devices.

**Figure 3.2. QSOP-24 Pinout Diagram F912 (Top View)**





<span id="page-35-1"></span><span id="page-35-0"></span>**Figure 3.3. QFN-24 Package Marking Diagram**




**Figure 3.4. QSOP-24 Package Marking Diagram**



# **C8051F91x-C8051F90x**



**Figure 3.5. QFN-24 Package Drawing**



### **Table 3.2. QFN-24 Package Dimensions**

#### **Notes:**

**1.** All dimensions shown are in millimeters (mm) unless otherwise noted.

**2.** Dimensioning and Tolerancing per ANSI Y14.5M-1994.

**3.** This drawing conforms to the JEDEC Solid State Outline MO-220, variation WGGD except for custom features D2, E2, Z, Y, and L which are toleranced per supplier designation.

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





**Figure 3.6. Typical QFN-24 Landing Diagram**

**Table 3.3. PCB Land Pattern**

<b>Dimension</b>	Min	<b>Max</b>	<b>Dimension</b>	Min	Max
C1	3.90	4.00	Х1	0.20	0.30
C <sub>2</sub>	3.90	4.00	X <sub>2</sub>	2.70	2.80
E	0.50 BSC		Y1	0.65	0.75
			Y2	2.70	2.80

### **Notes:**

### **General**

- **1.** All dimensions shown are in millimeters (mm) unless otherwise noted.
- **2.** This Land Pattern Design is based on the IPC-7351 guidelines.

### **Solder Mask Design**

**1.** All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

### **Stencil Design**

- **1.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- **2.** The stencil thickness should be 0.125 mm (5 mils).
- **3.** The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- **4.** A 2 x 2 array of 1.0 x 1.0 mm square openings on 1.30 mm pitch should be used for the center ground pad.

### **Card Assembly**

- **1.** A No-Clean, Type-3 solder paste is recommended.
- **2.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





**Figure 3.7. QSOP-24 Package Diagram**

<b>Dimension</b>	Min	<b>Nom</b>	Max	<b>Dimension</b>	Min	<b>Nom</b>	<b>Max</b>
Α			1.75	е	0.635 BSC		
A <sub>1</sub>	0.10		0.25		0.40		1.27
b	0.20		0.30	$\theta$	$0^{\circ}$		$8^{\circ}$
C	0.10		0.25	aaa	0.20		
D	8.65 BSC			bbb	0.18		
E.	6.00 BSC			<b>CCC</b>	0.10		
E <sub>1</sub>	3.90 BSC			ddd	0.10		

**Table 3.4. QSOP-24 Package Dimensions**

**Notes:**

**1.** All dimensions shown are in millimeters (mm) unless otherwise noted.

- **2.** Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** This drawing conforms to JEDEC outline MO-137, variation AE.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





**Figure 3.8. QSOP-24 Landing Diagram µ**

## **Table 3.5. PCB Land Pattern**



#### **Notes: General**

- **1.** All dimensions shown are in millimeters (mm) unless otherwise noted.<br>**2.** This land pattern is based on the IPC-7351 quidelines.
- **2.** This land pattern is based on the IPC-7351 guidelines.

### **Solder Mask Design**

**1.** All metal pads are to be non-solder mask defined (NMSD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

### **Stencil Design**

- **1.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- **2.** The stencil thickness should be 0.125 mm (5 mils).
- **3.** The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

### **Card Assembly**

- **1.** A No-Clean, Type 3 solder paste is recommended.
- **2.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# **4. Electrical Characteristics**

Throughout the Electrical Characteristics chapter, "VDD" refers to the VDD/DC+ Supply Voltage.

**Blue** indicates a feature only available on 'F912 and 'F902 devices.

# **4.1. Absolute Maximum Specifications**

## **Table 4.1. Absolute Maximum Ratings**





# **4.2. Electrical Characteristics**

### **Table 4.2. Global Electrical Characteristics**

–40 to +85 °C, 25 MHz system clock unless otherwise specified. See "AN358: Optimizing Low Power Operation of the 'F9xx" for details on how to achieve the supply current specifications listed in this table.



#### <span id="page-42-0"></span>**Notes:**

**1.** Based on device characterization data; Not production tested.

- <span id="page-42-1"></span>**2.** SYSCLK must be at least 32 kHz to enable debugging.
- <span id="page-42-2"></span>**3.** Digital Supply Current depends upon the particular code being executed. The values in this table are obtained with the CPU executing an "simp \$" loop, which is the compiled form of a while(1) loop in C. One iteration requires 3 CPU clock cycles, and the Flash memory is read on each cycle. The supply current will vary slightly based on the physical location of the sjmp instruction and the number of Flash address lines that toggle as a result. In the worst case, current can increase by up to 30% if the sjmp loop straddles a 64-byte Flash address boundary (e.g., 0x007F to 0x0080). Real-world code with larger loops and longer linear sequences will have few transitions across the 64-byte address boundaries.
- <span id="page-42-3"></span>**4.** Includes oscillator and regulator supply current.
- <span id="page-42-4"></span>**5. IDD** can be estimated for frequencies  $\leq$  14 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range, then adding an offset of 90 µA. When using these numbers to estimate  $I_{DD}$  for >14 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:  $V_{DD} = 3.0$  V; F = 20 MHz,  $I_{DD} = 4$  mA –  $(25 \text{ MHz} - 20 \text{ MHz}) \times 0.102 \text{ mA}$  MHz = 3.5 mA assuming the same oscillator setting.
- <span id="page-42-5"></span>**6.** The supply current specifications in Table 4.2 are for two cell mode. The VBAT current in one-cell mode can be estimated using the following equation:

VBAT Current (one-cell mode) = Supply Voltage × Supply Current (two-cell mode)<br>DC-DC Converter Efficiency × VBAT Voltage

- <span id="page-42-6"></span>**7.** Idle IDD can be estimated by taking the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:  $V_{DD} = 3.0$  V; F = 5 MHz, Idle I<sub>DD</sub> = 2.1 mA – (25 MHz – 5 MHz) x 0.079 mA/MHz = 0.52 mA.
- <span id="page-42-7"></span>**8.** Internal LFO only available on 'F912 and 'F902 devices.
- <span id="page-42-8"></span>**9.** Ability to disable VBAT supply monitor only available on 'F912 and 'F902 devices.



–40 to +85 °C, 25 MHz system clock unless otherwise specified. See "AN358: Optimizing Low Power Operation of the 'F9xx" for details on how to achieve the supply current specifications listed in this table.



#### **Notes:**

- **1.** Based on device characterization data; Not production tested.
- **2.** SYSCLK must be at least 32 kHz to enable debugging.
- **3.** Digital Supply Current depends upon the particular code being executed. The values in this table are obtained with the CPU executing an "sjmp \$" loop, which is the compiled form of a while(1) loop in C. One iteration requires 3 CPU clock cycles, and the Flash memory is read on each cycle. The supply current will vary slightly based on the physical location of the sjmp instruction and the number of Flash address lines that toggle as a result. In the worst case, current can increase by up to 30% if the sjmp loop straddles a 64-byte Flash address boundary (e.g., 0x007F to 0x0080). Real-world code with larger loops and longer linear sequences will have few transitions across the 64-byte address boundaries.
- **4.** Includes oscillator and regulator supply current.
- **5.** IDD can be estimated for frequencies <14 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range, then adding an offset of 90 µA. When using these numbers to estimate  $I_{DD}$  for >14 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:  $V_{DD} = 3.0$  V; F = 20 MHz,  $I_{DD} = 4$  mA – (25 MHz – 20 MHz) x 0.102 mA/MHz = 3.5 mA assuming the same oscillator setting.
- **6.** The supply current specifications in Table 4.2 are for two cell mode. The VBAT current in one-cell mode can be estimated using the following equation:

VBAT Current (one-cell mode) = Supply Voltage × Supply Current (two-cell mode)<br>DC-DC Converter Efficiency × VBAT Voltage

- **7.** Idle IDD can be estimated by taking the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:  $V_{DD} = 3.0$  V; F = 5 MHz, Idle I<sub>DD</sub> = 2.1 mA – (25 MHz – 5 MHz) x  $0.079$  mA/MHz =  $0.52$  mA.
- **8.** Internal LFO only available on 'F912 and 'F902 devices.
- **9.** Ability to disable VBAT supply monitor only available on 'F912 and 'F902 devices.



–40 to +85 °C, 25 MHz system clock unless otherwise specified. See "AN358: Optimizing Low Power Operation of the 'F9xx" for details on how to achieve the supply current specifications listed in this table.



**Notes:**

- **1.** Based on device characterization data; Not production tested.
- **2.** SYSCLK must be at least 32 kHz to enable debugging.
- **3.** Digital Supply Current depends upon the particular code being executed. The values in this table are obtained with the CPU executing an "sjmp \$" loop, which is the compiled form of a while(1) loop in C. One iteration requires 3 CPU clock cycles, and the Flash memory is read on each cycle. The supply current will vary slightly based on the physical location of the sjmp instruction and the number of Flash address lines that toggle as a result. In the worst case, current can increase by up to 30% if the sjmp loop straddles a 64-byte Flash address boundary (e.g., 0x007F to 0x0080). Real-world code with larger loops and longer linear sequences will have few transitions across the 64-byte address boundaries.
- **4.** Includes oscillator and regulator supply current.
- **5.** IDD can be estimated for frequencies  $\leq$  14 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range, then adding an offset of 90 µA. When using these numbers to estimate  $\ln$  for >14 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:  $V_{DD} = 3.0$  V; F = 20 MHz,  $I_{DD} = 4$  mA –  $(25 \text{ MHz} - 20 \text{ MHz}) \times 0.102 \text{ mA}$  MHz = 3.5 mA assuming the same oscillator setting.
- **6.** The supply current specifications in Table 4.2 are for two cell mode. The VBAT current in one-cell mode can be estimated using the following equation:

VBAT Current (one-cell mode) = 
$$
\frac{\text{Supply Voltage} \times \text{Supply Current (two-cell mode)}}{\text{DC-DC Converter Efficiency} \times \text{VBAT Voltage}}
$$

- **7.** Idle IDD can be estimated by taking the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:  $V_{DD} = 3.0$  V; F = 5 MHz, Idle  $I_{DD} = 2.1$  mA – (25 MHz – 5 MHz) x 0.079 mA/MHz = 0.52 mA.
- **8.** Internal LFO only available on 'F912 and 'F902 devices.
- **9.** Ability to disable VBAT supply monitor only available on 'F912 and 'F902 devices.



–40 to +85 °C, 25 MHz system clock unless otherwise specified. See "AN358: Optimizing Low Power Operation of the 'F9xx" for details on how to achieve the supply current specifications listed in this table.



#### **Notes:**

- **1.** Based on device characterization data; Not production tested.
- **2.** SYSCLK must be at least 32 kHz to enable debugging.
- **3.** Digital Supply Current depends upon the particular code being executed. The values in this table are obtained with the CPU executing an "sjmp \$" loop, which is the compiled form of a while(1) loop in C. One iteration requires 3 CPU clock cycles, and the Flash memory is read on each cycle. The supply current will vary slightly based on the physical location of the sjmp instruction and the number of Flash address lines that toggle as a result. In the worst case, current can increase by up to 30% if the sjmp loop straddles a 64-byte Flash address boundary (e.g., 0x007F to 0x0080). Real-world code with larger loops and longer linear sequences will have few transitions across the 64-byte address boundaries.
- **4.** Includes oscillator and regulator supply current.
- **5.** IDD can be estimated for frequencies <14 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range, then adding an offset of 90 µA. When using these numbers to estimate I<sub>DD</sub> for >14 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:  $V_{DD} = 3.0$  V; F = 20 MHz,  $I_{DD} = 4$  mA – (25 MHz – 20 MHz) x 0.102 mA/MHz = 3.5 mA assuming the same oscillator setting.
- **6.** The supply current specifications in Table 4.2 are for two cell mode. The VBAT current in one-cell mode can be estimated using the following equation:

VBAT Current (one-cell mode) = Supply Voltage × Supply Current (two-cell mode)<br>DC-DC Converter Efficiency × VBAT Voltage

- **7.** Idle IDD can be estimated by taking the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:  $V_{DD} = 3.0$  V; F = 5 MHz, Idle  $I_{DD} = 2.1$  mA – (25 MHz – 5 MHz) x 0.079 mA/MHz = 0.52 mA.
- **8.** Internal LFO only available on 'F912 and 'F902 devices.
- **9.** Ability to disable VBAT supply monitor only available on 'F912 and 'F902 devices.



–40 to +85 °C, 25 MHz system clock unless otherwise specified. See "AN358: Optimizing Low Power Operation of the 'F9xx" for details on how to achieve the supply current specifications listed in this table.



### **Notes:**

- **1.** Based on device characterization data; Not production tested.
- **2.** SYSCLK must be at least 32 kHz to enable debugging.
- **3.** Digital Supply Current depends upon the particular code being executed. The values in this table are obtained with the CPU executing an "sjmp \$" loop, which is the compiled form of a while(1) loop in C. One iteration requires 3 CPU clock cycles, and the Flash memory is read on each cycle. The supply current will vary slightly based on the physical location of the sjmp instruction and the number of Flash address lines that toggle as a result. In the worst case, current can increase by up to 30% if the sjmp loop straddles a 64-byte Flash address boundary (e.g., 0x007F to 0x0080). Real-world code with larger loops and longer linear sequences will have few transitions across the 64-byte address boundaries.
- **4.** Includes oscillator and regulator supply current.
- **5.** IDD can be estimated for frequencies  $\leq$  14 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range, then adding an offset of 90 µA. When using these numbers to estimate  $I_{DD}$  for >14 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:  $V_{DD} = 3.0$  V; F = 20 MHz,  $I_{DD} = 4$  mA –  $(25 \text{ MHz} - 20 \text{ MHz}) \times 0.102 \text{ mA}$  MHz = 3.5 mA assuming the same oscillator setting.
- **6.** The supply current specifications in Table 4.2 are for two cell mode. The VBAT current in one-cell mode can be estimated using the following equation:

VBAT Current (one-cell mode) = Supply Voltage × Supply Current (two-cell mode)<br>DC-DC Converter Efficiency × VBAT Voltage

- **7.** Idle IDD can be estimated by taking the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:  $V_{DD} = 3.0$  V; F = 5 MHz, Idle  $I_{DD} = 2.1$  mA – (25 MHz – 5 MHz) x 0.079 mA/MHz = 0.52 mA.
- **8.** Internal LFO only available on 'F912 and 'F902 devices.
- **9.** Ability to disable VBAT supply monitor only available on 'F912 and 'F902 devices.





**Figure 4.1. Active Mode Current (External CMOS Clock)**



# **C8051F91x-C8051F90x**



**Figure 4.2. Idle Mode Current (External CMOS Clock)**





<span id="page-49-0"></span>**Figure 4.3. Typical DC-DC Converter Efficiency (High Current, VDD/DC+ = 2 V)**



# **C8051F91x-C8051F90x**



**Figure 4.4. Typical DC-DC Converter Efficiency (High Current, VDD/DC+ = 3 V)**





<span id="page-51-0"></span>**Figure 4.5. Typical DC-DC Converter Efficiency (Low Current, VDD/DC+ = 2 V)**





**Figure 4.6. Typical One-Cell Suspend Mode Current**



# **Table 4.3. Port I/O DC Electrical Characteristics**

 $V_{DD}$  = 1.8 to 3.6 V, -40 to +85 °C unless otherwise specified.





# **C8051F91x-C8051F90x**













# **C8051F91x-C8051F90x**













## **Table 4.4. Reset Electrical Characteristics**

 $V_{DD}$  = 1.8 to 3.6 V, -40 to +85 °C unless otherwise specified.





### **Table 4.5. Power Management Electrical Specifications**

 $V_{DD}$  = 1.8 to 3.6 V, -40 to +85 °C unless otherwise specified.



### **Table 4.6. Flash Electrical Characteristics**

 $V_{DD}$  = 1.8 to 3.6 V, -40 to +85 °C unless otherwise specified.



### **Table 4.7. Internal Precision Oscillator Electrical Characteristics**

 $V_{DD}$  = 1.8 to 3.6 V; T<sub>A</sub> = -40 to +85 °C unless otherwise specified; Using factory-calibrated settings.



### **Table 4.8. Internal Low-Power Oscillator Electrical Characteristics**

 $V_{DD}$  = 1.8 to 3.6 V; T<sub>A</sub> = -40 to +85 °C unless otherwise specified; Using factory-calibrated settings.





### **Table 4.9. SmaRTClock Characteristics**

 $V_{DD}$  = 1.8 to 3.6 V; T<sub>A</sub> = –40 to +85 °C unless otherwise specified; Using factory-calibrated settings.



### <span id="page-60-1"></span>**Table 4.10. ADC0 Electrical Characteristics**

 $V_{DD}$  = 1.8 to 3.6V V, VREF = 1.65 V (REFSL[1:0] = 11), -40 to +85 °C unless otherwise specified.



**1. Blue** indicates a feature only available on 'F912 and 'F902 devices.

<span id="page-60-0"></span>**2.** INL and DNL specifications for 12-bit mode do not include the first or last four ADC codes.

**3.** The maximum code in 12-bit mode is 0xFFFC. The Full Scale Error is referenced from the maximum code.

**4.** Performance in 8-bit mode is similar to 10-bit mode.



### **Table 4.10. ADC0 Electrical Characteristics (Continued)**

 $V_{DD}$  = 1.8 to 3.6V V, VREF = 1.65 V (REFSL[1:0] = 11), -40 to +85 °C unless otherwise specified.



**1. Blue** indicates a feature only available on 'F912 and 'F902 devices.

**2.** INL and DNL specifications for 12-bit mode do not include the first or last four ADC codes.

**3.** The maximum code in 12-bit mode is 0xFFFC. The Full Scale Error is referenced from the maximum code.

**4.** Performance in 8-bit mode is similar to 10-bit mode.

### **Table 4.11. Temperature Sensor Electrical Characteristics**

 $V_{DD}$  = 1.8 to 3.6V V, -40 to +85 °C unless otherwise specified.



<span id="page-61-0"></span>**Notes:**

**1.** Represents one standard deviation from the mean.

<span id="page-61-1"></span>**2.** The temperature sensor settling time, resulting from an ADC mux change or enabling of the temperature sensor, varies with the voltage of the previously sampled channel and can be up to  $6 \mu s$  if the previously sampled channel voltage was greater than 3 V. To minimize the temperature sensor settling time, the ADC mux can be momentarily set to ground before being set to the temperature sensor output. This ensures that the temperature sensor output will settle in 3 µs or less.



## **Table 4.12. Voltage Reference Electrical Characteristics**

 $V_{DD}$  = 1.8 to 3.6 V, -40 to +85 °C unless otherwise specified.





## **Table 4.13. IREF0 Electrical Characteristics**

 $V_{DD}$  = 1.8 to 3.6 V, -40 to +85 °C, unless otherwise specified.



**1.** Refer to ["PWM Enhanced Mode" on page](#page-94-0) 94 for information on how to improve IREF0 resolution.

**2.** Full scale is 63 µA in Low Power Mode and 504 µA in High Power Mode.



## **Table 4.14. Comparator Electrical Characteristics**

 $V_{DD}$  = 1.8 to 3.6 V, -40 to +85 °C unless otherwise noted.





## **Table 4.14. Comparator Electrical Characteristics (Continued)**

 $V_{DD}$  = 1.8 to 3.6 V, –40 to +85 °C unless otherwise noted.



## **Table 4.15. VREG0 Electrical Characteristics**

 $V_{DD}$  = 1.8 to 3.6 V, -40 to +85 °C unless otherwise specified.





## **Table 4.16. DC-DC Converter (DC0) Electrical Characteristics**

VBAT =  $0.9$  to 1.8 V,  $-40$  to  $+85$  °C unless otherwise specified.





# **5. SAR ADC with 16-bit Auto-Averaging Accumulator and Autonomous Low Power Burst Mode**

The ADC0 on C8051F91x-C8051F90x devices is a 300 ksps, 10-bit or 75 ksps, 12-bit ('F912/02 only) successive-approximation-register (SAR) ADC with integrated track-and-hold and programmable window detector. ADC0 also has an autonomous low power Burst Mode which can automatically enable ADC0, capture and accumulate samples, then place ADC0 in a low power shutdown mode without CPU intervention. It also has a 16-bit accumulator that can automatically oversample and average the ADC results. [See Section 5.4](#page-74-0) for more details on using the ADC in 12-bit mode.

The ADC is fully configurable under software control via Special Function Registers. The ADC0 operates in Single-ended mode and may be configured to measure various different signals using the analog multiplexer described in Section ["5.7. ADC0 Analog Multiplexer" on page 86](#page-85-0). The voltage reference for the ADC is selected as described in Section ["5.9. Voltage and Ground Reference Options" on page 91.](#page-91-0)



**Figure 5.1. ADC0 Functional Block Diagram**



# **5.1. Output Code Formatting**

The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code from the ADC at the completion of each conversion. Data can be right-justified or left-justified, depending on the setting of the AD0SJST[2:0]. When the repeat count is set to 1, conversion codes are represented as 10 bit unsigned integers. Inputs are measured from 0 to VREF x 1023/1024. Example codes are shown below for both right-justified and left-justified data. Unused bits in the ADC0H and ADC0L registers are set to 0.



When the repeat count is greater than 1, the output conversion code represents the accumulated result of the conversions performed and is updated after the last conversion in the series is finished. Sets of 4, 8, 16, 32, or 64 consecutive samples can be accumulated and represented in unsigned integer format. The repeat count can be selected using the AD0RPT bits in the ADC0AC register. When a repeat count higher than 1, the ADC output must be right-justified (AD0SJST =  $0xx$ ); unused bits in the ADC0H and ADC0L registers are set to 0. The example below shows the right-justified result for various input voltages and repeat counts. Notice that accumulating 2*n* samples is equivalent to left-shifting by *n* bit positions when all samples returned from the ADC have the same value.



The AD0SJST bits can be used to format the contents of the 16-bit accumulator. The accumulated result can be shifted right by 1, 2, or 3 bit positions. Based on the principles of oversampling and averaging, the effective ADC resolution increases by 1 bit each time the oversampling rate is increased by a factor of 4. The example below shows how to increase the effective ADC resolution by 1, 2, and 3 bits to obtain an effective ADC resolution of 11-bit, 12-bit, or 13-bit respectively without CPU intervention.





## **5.2. Modes of Operation**

ADC0 has a maximum conversion speed of 300 ksps in 10-bit mode. The ADC0 conversion clock (SARCLK) is a divided version of the system clock when Burst Mode is disabled (BURSTEN  $= 0$ ), or a divided version of the low power oscillator when Burst Mode is enabled (BURSEN = 1). The clock divide value is determined by the AD0SC bits in the ADC0CF register.

### **5.2.1. Starting a Conversion**

A conversion can be initiated in one of five ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM2**–**0) in register ADC0CN. Conversions may be initiated by one of the following:

- 1. Writing a 1 to the AD0BUSY bit of register ADC0CN
- 2. A Timer 0 overflow (i.e., timed continuous conversions)
- 3. A Timer 2 overflow
- 4. A Timer 3 overflow
- 5. A rising edge on the CNVSTR input signal (pin P0.6)

Writing a 1 to AD0BUSY provides software control of ADC0 whereby conversions are performed "ondemand". During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT). When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT is logic 1. When Timer 2 or Timer 3 overflows are used as the conversion source, Low Byte overflows are used if Timer 2/3 is in 8-bit mode; High byte overflows are used if Timer 2/3 is in 16-bit mode. See ["25. Timers" on](#page-275-0)  [page 274](#page-275-0) for timer configuration.

**Important Note About Using CNVSTR:** The CNVSTR input pin also functions as Port pin P0.6. When the CNVSTR input is used as the ADC0 conversion source, Port pin P0.6 should be skipped by the Digital Crossbar. To configure the Crossbar to skip P0.6, set to 1 Bit 6 in register P0SKIP. See ["21. Port](#page-211-0) [Input/Output" on page 210](#page-211-0) for details on Port I/O configuration.

**Important Note:** When operating the device in one-cell mode, there is an option available to automatically synchronize the start of conversion with the quietest portion of the dc-dc converter switching cycle. Activating this option may help to reduce interference from internal or external power supply noise generated by the dc-dc converter. Asserting this bit will hold off the start of an ADC conversion initiated by any of the methods described above until the ADC receives a synchronizing signal from the dc-dc converter. The delay in initiation of the conversion can be as much as one cycle of the dc-dc converter clock, which is 625 ns at the minimum dc-dc clock frequency of 1.6 MHz. The synchronization feature also causes the dc-dc converter clock to be used as the ADC0 conversion clock. The maximum conversion rate will be limited to approximately 170 ksps at the maximum dc-dc converter clock rate of 3.2 MHz. In this mode, the ADC0 SAR Conversion Clock Divider must be set to 1 by setting AD0SC[4:0] = 00000b in SFR register ADC0CF. To provide additional flexibility in minimizing noise, the ADC0 conversion clock provided by the dc-dc converter can be inverted by setting the AD0CKINV bit in the DC0CF register. For additional information on the synchronization feature, see the description of the SYNC bit in ["SFR](#page-174-0)  Definition [16.1. DC0CN: DC-DC Converter Control" on page 173](#page-174-0) and the description of the AD0CKINV bit in "SFR Definition [16.2. DC0CF: DC-DC Converter Configuration" on page 174](#page-175-0). This bit must be set to 0 in two-cell mode for the ADC to operate.



## **5.2.2. Tracking Modes**

Each ADC0 conversion must be preceded by a minimum tracking time in order for the converted result to be accurate. The minimum tracking time is given in [Table](#page-60-1) 4.10. The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state when Burst Mode is disabled, the ADC0 input is continuously tracked, except when a conversion is in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR is low; conversion begins on the rising edge of CNVSTR (see [Figure](#page-70-0) 5.2). Tracking can also be disabled (shutdown) when the device is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX settings are frequently changed, due to the settling time requirements described in Section ["5.2.4. Settling Time](#page-73-0)  [Requirements" on page 74](#page-73-0).



<span id="page-70-0"></span>**Figure 5.2. 10-Bit ADC Track and Conversion Example Timing (BURSTEN = 0)**



### **5.2.3. Burst Mode**

Burst Mode is a power saving feature that allows ADC0 to remain in a low power state between conversions. When Burst Mode is enabled, ADC0 wakes from a low power state, accumulates 1, 4, 8, 16, 32, or 64 using an internal Burst Mode clock (approximately 20 MHz), then re-enters a low power state. Since the Burst Mode clock is independent of the system clock, ADC0 can perform multiple conversions then enter a low power state within a single system clock cycle, even if the system clock is slow (e.g. 32.768 kHz), or suspended.

Burst Mode is enabled by setting BURSTEN to logic 1. When in Burst Mode, AD0EN controls the ADC0 idle power state (i.e. the state ADC0 enters when not tracking or performing conversions). If AD0EN is set to logic 0, ADC0 is powered down after each burst. If AD0EN is set to logic 1, ADC0 remains enabled after each burst. On each convert start signal, ADC0 is awakened from its Idle Power State. If ADC0 is powered down, it will automatically power up and wait the programmable Power-Up Time controlled by the AD0PWR bits. Otherwise, ADC0 will start tracking and converting immediately. [Figure](#page-72-0) 5.3 shows an example of Burst Mode Operation with a slow system clock and a repeat count of 4.

When Burst Mode is enabled, a single convert start will initiate a number of conversions equal to the repeat count. When Burst Mode is disabled, a convert start is required to initiate each conversion. In both modes, the ADC0 End of Conversion Interrupt Flag (AD0INT) will be set after "repeat count" conversions have been accumulated. Similarly, the Window Comparator will not compare the result to the greater-than and less-than registers until "repeat count" conversions have been accumulated.

In Burst Mode, tracking is determined by the settings in AD0PWR and AD0TK. The default settings for these registers will work in most applications without modification; however, settling time requirements may need adjustment in some applications. Refer to Section ["5.2.4. Settling Time Requirements" on page 74](#page-73-0) for more details.

### **Notes:**

- Setting AD0TM to 1 will insert an additional 3 SAR clocks of tracking before each conversion, regardless of the settings of AD0PWR and AD0TK.
- When using Burst Mode, care must be taken to issue a convert start signal no faster than once every four SYSCLK periods. This includes external convert start signals.
- A rising edge of external start-of-conversion (CNVSTR) will cause only one ADC conversion in Burst Mode, regardless of the value of the Repeat Count field. The end-of-conversion interrupt will occur after the number of conversions specified in Repeat Count have completed. In other words, if Repeat Count is set to 4, four pulses on CNVSTR will cause an ADC end-of-conversion interrupt. Refer to the bottom portion of Figure [5.3, "Burst Mode Tracking Example with Repeat Count Set to 4," on page 73](#page-72-0) for an example.
- To start multiple conversions in Burst Mode with one external start-of-conversion signal, the external interrupts (/INT0 or /INT1) or Port Match can be used to trigger an ISR that writes to AD0BUSY. External interrupts are configurable to be active low or active high, edge or level sensitive, but is only available on a limited number of pins. Port Match is only level sensitive, but is available on more port pins than the external interrupts. Refer to **Section "12.6. [External Interrupts INT0 and INT1" on](#page-138-0)  [page](#page-138-0) 137** for details on external interrupts and **Section "21.4. [Port Match" on page](#page-221-0) 220** for details on Port Match.




C = Converting

**Figure 5.3. Burst Mode Tracking Example with Repeat Count Set to 4**



#### **5.2.4. Settling Time Requirements**

A minimum amount of tracking time is required before each conversion can be performed, to allow the sampling capacitor voltage to settle. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For many applications, these three SAR clocks will meet the minimum tracking time requirements, and higher values for the external source impedance will increase the required tracking time.

[Figure](#page-73-0) 5.4 shows the equivalent ADC0 input circuit. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 5.1. When measuring the Temperature Sensor output or V<sub>DD</sub> with respect to GND,  $R_{TOTAL}$  reduces to  $R_{MUX}$ . See [Table](#page-60-0) 4.10 for ADC0 minimum settling time requirements as well as the mux impedance and sampling capacitor values.

$$
t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL}C_{SAMPLE}
$$

#### **Equation 5.1. ADC0 Settling Time Requirements**

Where:

*SA* is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

*R<sub>TOTAL</sub>* is the sum of the AMUX0 resistance and any external source resistance.

*n* is the ADC resolution in bits (10).



<span id="page-73-0"></span>**Note:** The value of CSAMPLE depends on the PGA Gain. See [Table 4.10](#page-60-0) for details.

#### **Figure 5.4. ADC0 Equivalent Input Circuits**



#### **5.2.5. Gain Setting**

The ADC has gain settings of 1x and 0.5x. In 1x mode, the full scale reading of the ADC is determined directly by  $V_{REF}$ . In 0.5x mode, the full-scale reading of the ADC occurs when the input voltage is  $V_{REF}$  x 2. The 0.5x gain setting can be useful to obtain a higher input Voltage range when using a small  $V_{REF}$ voltage, or to measure input voltages that are between  $V_{REF}$  and  $V_{DD}$ . Gain settings for the ADC are controlled by the AMP0GN bit in register ADC0CF.

#### **5.3. 8-Bit Mode**

Setting the ADC08BE bit in register ADC0CF to 1 will put the ADC in 8-bit mode. In 8-bit mode, only the 8 MSBs of data are converted, allowing the conversion to be completed in two fewer SAR clock cycles than a 10-bit conversion. This can result in an overall lower power consumption since the system can spend more time in a low power mode. The two LSBs of a conversion are always 00 in this mode, and the ADC0L register will always read back 0x00.

#### **5.4. 12-Bit Mode (C8051F912/02 Only)**

C8051F912/02 devices have an enhanced SAR converter that provides 12-bit resolution while retaining the 10- and 8-bit operating modes of the other devices in the family. When configured for 12-bit conversions, the ADC performs four 10-bit conversions using four different reference voltages and combines the results into a single 12-bit value. Unlike simple averaging techniques, this method provides true 12-bit resolution of AC or DC input signals without depending on noise to provide dithering. The converter also employs a hardware Dynamic Element Matching algorithm that reconfigures the largest elements of the internal DAC for each of the four 10-bit conversions to cancel the any matching errors, enabling the converter to achieve 12-bit linearity performance to go along with its 12-bit resolution. For best performance, the Low Power Oscillator should be selected as the system clock source while taking 12-bit ADC measurements.

The 12-bit mode is enabled by setting the AD012BE bit (ADC0AC.7) to logic 1 and configuring Burst Mode for four conversions as described in [Section 5.2.3.](#page-71-0) The conversion can be initiated using any of the methods described in [Section 5.2.1](#page-69-0), and the 12-bit result will appear in the ADC0H and ADC0L registers. Since the 12-bit result is formed from a combination of four 10-bit results, the maximum output value is  $4 \times (1023) = 4092$ , rather than the max value of  $(2^{12} - 1) = 4095$  that is produced by a traditional 12-bit converter. To further increase resolution, the burst mode repeat value may be configured to any multiple of four conversions. For example, if a repeat value of 16 is selected, the ADC0 output will be a 14-bit number (sum of four 12-bit numbers) with 13 effective bits of resolution.

#### **5.5. Low Power Mode (C8051F912/902 only)**

The C8051F912/02 SAR converter provides a low power mode that allows a significant reduction in operating current when operating at low SAR clock frequencies. Low power mode is enabled by setting the AD0LPM bit (ADC0PWR.7) to 1. In general, low power mode is recommended when operating with SAR conversion clock frequency at 4 MHz or less. See the Electrical Characteristics chapter for details on power consumption and the maximum clock frequencies allowed in each mode. Setting the Low Power Mode bit reduces the bias currents in both the SAR converter and in the High-Speed Voltage Reference.





#### **Table 5.1. Representative Conversion Times and Energy Consumption for the SAR ADC with 1.65 V High-Speed VREF**

power oscillator is used for 12-bit mode. The values in the table assume that the oscillators run at their nominal frequencies. The maximum SAR clock values given in Table 4.10 allow for maximum oscillation frequencies of 25.0 MHz and 22 MHz for the precision and low-power oscillators, respectively, when using the given SAR clock divider values. Energy calculations are for the ADC subsystem only and do not include CPU current. Modes in BLUE are only available on 'F912 and 'F902 devices.



# **SFR Definition 5.1. ADC0CN: ADC0 Control**



SFR Page = 0x0; SFR Address = 0xE8; bit-addressable





# **SFR Definition 5.2. ADC0CF: ADC0 Configuration**





# **SFR Definition 5.3. ADC0AC: ADC0 Accumulator Configuration**



#### SFR Page = 0x0; SFR Address = 0xBA





# **SFR Definition 5.4. ADC0PWR: ADC0 Burst Mode Power-Up Time**



# SFR Page = 0xF; SFR Address = 0xBA





# **SFR Definition 5.5. ADC0TK: ADC0 Burst Mode Track Time**



## SFR Page = 0xF; SFR Address = 0xBD



**2.** The Burst Mode Track delay is not inserted prior to the first conversion. The required tracking time for the first conversion should be met by the Burst Mode Power-Up Time.



# **SFR Definition 5.6. ADC0H: ADC0 Data Word High Byte**



SFR Page = 0x0; SFR Address = 0xBE



## **SFR Definition 5.7. ADC0L: ADC0 Data Word Low Byte**



SFR Page = 0x0; SFR Address = 0xBD;





## **5.6. Programmable Window Detector**

The ADC Programmable Window Detector continuously compares the ADC0 output registers to userprogrammed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0 Less-Than and ADC0 Greater-Than registers.

## **SFR Definition 5.8. ADC0GTH: ADC0 Greater-Than High Byte**



#### SFR Page = 0x0; SFR Address = 0xC4



## **SFR Definition 5.9. ADC0GTL: ADC0 Greater-Than Low Byte**



SFR Page = 0x0; SFR Address = 0xC3





# **SFR Definition 5.10. ADC0LTH: ADC0 Less-Than High Byte**





# **SFR Definition 5.11. ADC0LTL: ADC0 Less-Than Low Byte**





#### **5.6.1. Window Detector In Single-Ended Mode**

[Figure](#page-84-0) 5.5 shows two example window comparisons for right-justified data, with ADC0LTH:ADC0LTL =  $0x0080$  (128d) and ADC0GTH:ADC0GTL =  $0x0040$  (64d). The input voltage can range from 0 to VREF x (1023/1024) with respect to GND, and is represented by a 10-bit unsigned integer value. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0x0040 < ADC0H:ADC0L < 0x0080). In the right example, and AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0x0040 or ADC0H:ADC0L > 0x0080). [Figure](#page-84-1) 5.6 shows an example using leftjustified data with the same comparison values.



**Figure 5.5. ADC Window Compare Example: Right-Justified Single-Ended Data**

<span id="page-84-0"></span>

**Figure 5.6. ADC Window Compare Example: Left-Justified Single-Ended Data**

#### <span id="page-84-1"></span>**5.6.2. ADC0 Specifications**

See ["4. Electrical Characteristics" on page 42](#page-41-0) for a detailed listing of ADC0 specifications.



## **5.7. ADC0 Analog Multiplexer**

ADC0 on C8051F91x-C8051F90x has an analog multiplexer, referred to as AMUX0.

AMUX0 selects the positive inputs to the single-ended ADC0. Any of the following may be selected as the positive input: Port I/O pins, the on-chip temperature sensor, the VBAT Power Supply, Regulated Digital Supply Voltage (Output of VREG0), VDD/DC+ Supply, or the positive input may be connected to GND. The ADC0 input channels are selected in the ADC0MX register described in [SFR Definition 5.12.](#page-86-0)



**Figure 5.7. ADC0 Multiplexer Block Diagram**

**Important Note About ADC0 Input Configuration:** Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to 0 the corresponding bit in register PnMDIN and disable the digital driver (PnMDOUT  $=$ 0 and Port Latch = 1). To force the Crossbar to skip a Port pin, set to 1 the corresponding bit in register PnSKIP. See Section "21. [Port Input/Output" on page](#page-211-0) 210 for more Port I/O configuration details.



## <span id="page-86-0"></span>**SFR Definition 5.12. ADC0MX: ADC0 Input Channel Select**



SFR Page = 0x0; SFR Address = 0xBB



**\*Note:** Before switching the ADC multiplexer from another channel to the temperature sensor, the ADC mux should select the 'Ground' channel as an intermediate step. The intermediate 'Ground' channel selection step will discharge any voltage on the ADC sampling capacitor from the previous channel selection. This will prevent the possibility of a high voltage (> 2V) being presented to the temperature sensor circuit, which can otherwise impact its long-term reliability.



### <span id="page-87-1"></span>**5.8. Temperature Sensor**

An on-chip temperature sensor is included on the C8051F91x-C8051F90x which can be directly accessed via the ADC multiplexer in single-ended configuration. To use the ADC to measure the temperature sensor, the ADC mux channel should select the temperature sensor. The temperature sensor transfer function is shown in [Figure](#page-87-0) 5.8. The output voltage ( $V_{\text{TEMP}}$ ) is the positive ADC input when the ADC multiplexer is set correctly. The TEMPE bit in register REF0CN enables/disables the temperature sensor, as described in [SFR Definition 5.15.](#page-93-0) While disabled, the temperature sensor defaults to a high impedance state and any ADC measurements performed on the sensor will result in meaningless data. Refer to [Table](#page-61-0) 4.11 for the slope and offset parameters of the temperature sensor.

**Important Note**: Before switching the ADC multiplexer from another channel to the temperature sensor, the ADC mux should select the 'Ground' channel as an intermediate step. The intermediate 'Ground' channel selection step will discharge any voltage on the ADC sampling capacitor from the previous channel selection. This will prevent the possibility of a high voltage ( $> 2V$ ) being presented to the temperature sensor circuit, which can otherwise impact its long-term reliability.



<span id="page-87-0"></span>**Figure 5.8. Temperature Sensor Transfer Function**



#### **5.8.1. Calibration**

The uncalibrated temperature sensor output is extremely linear and suitable for relative temperature measurements (see [Table](#page-61-0) 4.11 for linearity specifications). For absolute temperature measurements, offset and/or gain calibration is recommended. Typically a 1-point (offset) calibration includes the following steps:

- 1. Control/measure the ambient temperature (this temperature must be known).
- 2. Power the device, and delay for a few seconds to allow for self-heating.
- 3. Perform an ADC conversion with the temperature sensor selected as the positive input and GND selected as the negative input.
- 4. Calculate the offset characteristics, and store this value in non-volatile memory for use with subsequent temperature sensor measurements.

[Figure](#page-88-0) 5.9 shows the typical temperature sensor error assuming a 1-point calibration at 25 °C. **Parameters that affect ADC measurement, in particular the voltage reference value, will also affect temperature measurement.**

A single-point offset measurement of the temperature sensor is performed on each device during production test. The measurement is performed at 25  $^{\circ}$ C  $\pm$ 5  $^{\circ}$ C, using the ADC with the internal high speed reference buffer selected as the Voltage Reference. The direct ADC result of the measurement is stored in the SFR registers TOFFH and TOFFL, shown in [SFR Definition 5.13](#page-89-0) and [SFR Definition 5.14](#page-89-1).



<span id="page-88-0"></span>Figure 5.9. Temperature Sensor Error with 1-Point Calibration ( $V_{RFF}$  = 1.68 V)



## <span id="page-89-0"></span>**SFR Definition 5.13. TOFFH: Temperature Sensor Offset High Byte**





# <span id="page-89-1"></span>**SFR Definition 5.14. TOFFL: Temperature Sensor Offset Low Byte**



SFR Page = 0xF; SFR Address = 0x85







## **5.9. Voltage and Ground Reference Options**

The voltage reference MUX is configurable to use an externally connected voltage reference, one of two internal voltage references, or one of two power supply voltages (see [Figure](#page-91-0) 5.10). The ground reference MUX allows the ground reference for ADC0 to be selected between the ground pin (GND) or a port pin dedicated to analog ground (P0.1/AGND).

The voltage and ground reference options are configured using the REF0CN SFR described on [page](#page-93-1) 93. Electrical specifications are can be found in the Electrical Specifications Chapter.

**Important Note About the V<sub>REF</sub> and AGND Inputs:** Port pins are used as the external V<sub>REF</sub> and AGND inputs. When using an external voltage reference or the internal precision reference, P0.0/VREF should be configured as an analog input and skipped by the Digital Crossbar. When using AGND as the ground reference to ADC0, P0.1/AGND should be configured as an analog input and skipped by the Digital Crossbar. Refer to Section "21. [Port Input/Output" on page](#page-211-0) 210 for complete Port I/O configuration details. The external reference voltage must be within the range  $0 \le V_{REF} \le VDD/DC+$  and the external ground reference must be at the same DC voltage potential as GND.



<span id="page-91-0"></span>**Figure 5.10. Voltage Reference Functional Block Diagram**



## **5.10. External Voltage References**

To use an external voltage reference, REFSL[1:0] should be set to 00 and the internal 1.68 V precision reference should be disabled by setting REFOE to 0. Bypass capacitors should be added as recommended by the manufacturer of the external voltage reference.

#### **5.11. Internal Voltage References**

For applications requiring the maximum number of port I/O pins, or very short VREF turn-on time, the 1.65 V high-speed reference will be the best internal reference option to choose. The high speed internal reference is selected by setting REFSL[1:0] to 11. When selected, the high speed internal reference will be automatically enabled/disabled on an as-needed basis by ADC0.

For applications requiring the highest absolute accuracy, the 1.68 V precision voltage reference will be the best internal reference option to choose. The 1.68 V precision reference may be enabled and selected by setting REFOE to 1 and REFSL[1:0] to 00. An external capacitor of at least 0.1 µF is recommended when using the precision voltage reference.

In applications that leave the precision internal oscillator always running, there is no additional power required to use the precision voltage reference. In all other applications, using the high speed reference will result in lower overall power consumption due to its minimal startup time and the fact that it remains in a low power state when an ADC conversion is not taking place.

**Note: When using the precision internal oscillator as the system clock source, the precision voltage reference should not be enabled from a disabled state. To use the precision oscillator and the precision voltage reference simultaneously, the precision voltage reference should be enabled first and allowed to settle to its final value (charging the external capacitor) before the precision oscillator is started and selected as the system clock.**

For applications with a non-varying power supply voltage, using the power supply as the voltage reference can provide ADC0 with added dynamic range at the cost of reduced power supply noise rejection. To use the 1.8 to 3.6 V power supply voltage (V<sub>DD</sub>/DC+) or the 1.8 V regulated digital supply voltage as the reference source, REFSL[1:0] should be set to 01 or 10, respectively.

#### **5.12. Analog Ground Reference**

To prevent ground noise generated by switching digital logic from affecting sensitive analog measurements, a separate analog ground reference option is available. When enabled, the ground reference for ADC0 during both the tracking/sampling and the conversion periods is taken from the P0.1/AGND pin. Any external sensors sampled by ADC0 should be referenced to the P0.1/AGND pin. This pin should be connected to the ground terminal of any external sensors sampled by ADC0. If an external voltage reference is used, the P0.1/AGND pin should be connected to the ground of the external reference and its associated decoupling capacitor. If the 1.68 V precision internal reference is used, then P0.1/AGND should be connected to the ground terminal of its external decoupling capacitor. The separate analog ground reference option is enabled by setting REFGND to 1. Note that when sampling the internal temperature sensor, the internal chip ground is always used for the sampling operation, regardless of the setting of the REFGND bit. Similarly, whenever the internal 1.65 V high-speed reference is selected, the internal chip ground is always used during the conversion period, regardless of the setting of the REFGND bit.

#### **5.13. Temperature Sensor Enable**

The TEMPE bit in register REF0CN enables/disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any ADC0 measurements performed on the sensor result in meaningless data. See Section "5.8. [Temperature Sensor" on page](#page-87-1) 88 for details on temperature sensor characteristics when it is enabled.



# <span id="page-93-1"></span><span id="page-93-0"></span>**SFR Definition 5.15. REF0CN: Voltage Reference Control**



#### SFR Page = 0x0; SFR Address = 0xD1



# **5.14. Voltage Reference Electrical Specifications**

See Table [4.12 on page](#page-62-0) 63 for detailed Voltage Reference Electrical Specifications.



# **6. Programmable Current Reference (IREF0)**

C8051F91x-C8051F90x devices include an on-chip programmable current reference (source or sink) with two output current settings: Low Power Mode and High Current Mode. The maximum current output in Low Power Mode is 63 µA (1 µA steps) and the maximum current output in High Current Mode is 504 µA (8 µA steps).

The current source/sink is controlled though the IREF0CN special function register. It is enabled by setting the desired output current to a non-zero value. It is disabled by writing 0x00 to IREF0CN. The port I/O pin associated with ISRC0 should be configured as an analog input and skipped in the Crossbar. See [Section](#page-211-0) "21. [Port Input/Output" on page](#page-211-0) 210 for more details.

## **SFR Definition 6.1. IREF0CN: Current Reference Control**



#### SFR Page = 0x0; SFR Address = 0xB9



#### **6.1. PWM Enhanced Mode**

On 'F912 and 'F902 devices, the precision of the current reference can be increased by fine tuning the IREF0 output using a PWM signal generated by the PCA. This mode allows the IREF0DAT bits to perform a course adjustment on the IREF0 output. Any available PCA channel can perform a fine adjustment on the IREF0 output. When enabled (PWMEN  $= 1$ ), the CEX signal selected using the PWMSS bit field is internally routed to IREF0 to control the on time of a current source having the weight of 2 LSBs. With the two least significant bits of IREF0DAT set to 00b, applying a 100% duty cycle on the CEX signal will be equivalent to setting the two LSBs of IREF0DAT to 10b. PWM enhanced mode is enabled and setup using the IREF0CF register.



# **SFR Definition 6.2. IREF0CF: Current Reference Configuration**



#### SFR Page = 0xF; SFR Address = 0xB9



## **6.2. IREF0 Specifications**

See Table [4.13 on page](#page-63-0) 64 for a detailed listing of IREF0 specifications.



# **7. Comparators**

C8051F91x-C8051F90x devices include two on-chip programmable voltage comparators: Comparator 0 (CPT0) is shown in [Figure](#page-96-0) 7.1; Comparator 1 (CPT1) is shown in [Figure](#page-97-0) 7.2. The two comparators operate identically, but may differ in their ability to be used as reset or wake-up sources. See the Reset Sources chapter and the Power Management chapter for details on reset sources and low power mode wake-up sources, respectively.

The Comparator offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a digital synchronous "latched" output (CP0, CP1), or a digital asynchronous "raw" output (CP0A, CP1A). The asynchronous CP0A signal is available even when the system clock is not active. This allows the Comparator to operate and generate an output when the device is in some low power modes.

## **7.1. Comparator Inputs**

Each Comparator performs an analog comparison of the voltage levels at its positive (CP0+ or CP1+) and negative (CP0- or CP1-) input. Both comparators support multiple port pin inputs multiplexed to their positive and negative comparator inputs using analog input multiplexers. The analog input multiplexers are completely under software control and configured using SFR registers. See Section "7.6. [Comparator0 and](#page-104-0) [Comparator1 Analog Multiplexers" on page](#page-104-0) 103 for details on how to select and configure Comparator inputs.

**Important Note About Comparator Inputs:** The Port pins selected as Comparator inputs should be configured as analog inputs and skipped by the Crossbar. See the Port I/O chapter for more details on how to configure Port I/O pins as Analog Inputs. The Comparator may also be used to compare the logic level of digital signals, however, Port I/O pins configured as digital inputs must be driven to a valid logic state (HIGH or LOW) to avoid increased power consumption.



**Figure 7.1. Comparator 0 Functional Block Diagram**

<span id="page-96-0"></span>

## **7.2. Comparator Outputs**

When a comparator is enabled, its output is a logic 1 if the voltage at the positive input is higher than the voltage at the negative input. When disabled, the comparator output is a logic 0. The comparator output is synchronized with the system clock as shown in [Figure](#page-97-0) 7.2. The synchronous "latched" output (CP0, CP1) can be polled in software (CPnOUT bit), used as an interrupt source, or routed to a Port pin (configured for digital I/O) through the Crossbar.

The asynchronous "raw" comparator output (CP0A, CP1A) is used by the low power mode wake-up logic and reset decision logic. See the Power Options chapter and the Reset Sources chapter for more details on how the asynchronous comparator outputs are used to make wake-up and reset decisions. The asynchronous comparator output can also be routed directly to a Port pin through the Crossbar, and is available for use outside the device even if the system clock is stopped.

When using a Comparator as an interrupt source, Comparator interrupts can be generated on rising-edge and/or falling-edge comparator output transitions. Two independent interrupt flags (CPnRIF and CPnFIF) allow software to determine which edge caused the Comparator interrupt. The comparator rising-edge and falling-edge interrupt flags are set by hardware when a corresponding edge is detected regardless of the interrupt enable state. Once set, these bits remain set until cleared by software.

The rising-edge and falling-edge interrupts can be individually enabled using the CPnRIE and CPnFIE interrupt enable bits in the CPTnMD register. In order for the CPnRIF and/or CPnFIF interrupt flags to generate an interrupt request to the CPU, the Comparator must be enabled as an interrupt source and global interrupts must be enabled. See the Interrupt Handler chapter for additional information.



<span id="page-97-0"></span>**Figure 7.2. Comparator 1 Functional Block Diagram**



## **7.3. Comparator Response Time**

Comparator response time may be configured in software via the CPTnMD registers described on "CPT0MD: Comparator [0 Mode Selection" on page](#page-100-0) 100 and ["CPT1MD: Comparator](#page-102-0) 1 Mode Selection" on [page](#page-102-0) 102. Four response time settings are available: Mode 0 (Fastest Response Time), Mode 1, Mode 2, and Mode 3 (Lowest Power). Selecting a longer response time reduces the Comparator active supply current. The Comparators also have low power shutdown state, which is entered any time the comparator is disabled. Comparator rising edge and falling edge response times are typically not equal. See Table [4.14 on page](#page-64-0) 65 for complete comparator timing and supply current specifications.

#### **7.4. Comparator Hysteresis**

The Comparators feature software-programmable hysteresis that can be used to stabilize the comparator output while a transition is occurring on the input. Using the CPTnCN registers, the user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage (i.e., the comparator negative input).

[Figure](#page-98-0) 7.3 shows that when positive hysteresis is enabled, the comparator output does not transition from logic 0 to logic 1 until the comparator positive input voltage has exceeded the threshold voltage by an amount equal to the programmed hysteresis. It also shows that when negative hysteresis is enabled, the comparator output does not transition from logic 1 to logic 0 until the comparator positive input voltage has fallen below the threshold voltage by an amount equal to the programmed hysteresis.

The amount of positive hysteresis is determined by the settings of the CPnHYP bits in the CPTnCN register and the amount of negative hysteresis voltage is determined by the settings of the CPnHYN bits in the same register. Settings of 20, 10, 5, or 0 mV can be programmed for both positive and negative hysteresis. See Section "Table 4.14. [Comparator Electrical Characteristics" on page](#page-64-0) 65 for complete comparator hysteresis specifications.





<span id="page-98-0"></span>

### **7.5. Comparator Register Descriptions**

The SFRs used to enable and configure the comparators are described in the following register descriptions. A Comparator must be enabled by setting the CPnEN bit to logic 1 before it can be used. From an enabled state, a comparator can be disabled and placed in a low power state by clearing the CPnEN bit to logic 0.

**Important Note About Comparator Settings:** False rising and falling edges can be detected by the Comparator while powering on or if changes are made to the hysteresis or response time control bits. Therefore, it is recommended that the rising-edge and falling-edge flags be explicitly cleared to logic 0 a short time after the comparator is enabled or its mode bits have been changed. The Comparator Power Up Time is specified in Section "Table 4.14. [Comparator Electrical Characteristics" on page](#page-64-0) 65.

#### **SFR Definition 7.1. CPT0CN: Comparator 0 Control**



#### SFR Page= 0x0; SFR Address = 0x9B





# <span id="page-100-0"></span>**SFR Definition 7.2. CPT0MD: Comparator 0 Mode Selection**



SFR Page = All Pages; SFR Address = 0x9D





# **SFR Definition 7.3. CPT1CN: Comparator 1 Control**



#### SFR Page= 0x0; SFR Address = 0x9A





# <span id="page-102-0"></span>**SFR Definition 7.4. CPT1MD: Comparator 1 Mode Selection**



SFR Page = 0x0; SFR Address = 0x9C







## <span id="page-104-0"></span>**7.6. Comparator0 and Comparator1 Analog Multiplexers**

Comparator0 and Comparator1 on C8051F91x-C8051F90x devices have analog input multiplexers to connect Port I/O pins and internal signals the comparator inputs; CP0+/CP0- are the positive and negative input multiplexers for Comparator0 and CP1+/CP1- are the positive and negative input multiplexers for Comparator1.

The comparator input multiplexers directly support capacitive touch switches. When the Capacitive Touch Sense Compare input is selected on the positive or negative multiplexer, any Port I/O pin connected to the other multiplexer can be directly connected to a capacitive touch switch with no additional external components. The Capacitive Touch Sense Compare provides the appropriate reference level for detecting when the capacitive touch switches have charged or discharged through the on-chip Rsense resistor. The Comparator outputs can be routed to Timer2 or Timer3 for capturing sense capacitor's charge and discharge time. See Section "25. [Timers" on page](#page-275-0) 274 for details.

Any of the following may be selected as comparator inputs: Port I/O pins, Capacitive Touch Sense Compare, VDD/DC+ Supply Voltage, Regulated Digital Supply Voltage (Output of VREG0), the VBAT Supply voltage or ground. The Comparator's supply voltage divided by 2 is also available as an input; the resistors used to divide the voltage only draw current when this setting is selected. The Comparator input multiplexers are configured using the CPT0MX and CPT1MX registers described in [SFR Definition 7.5](#page-105-0) and [SFR Definition 7.6](#page-106-0).



**Important Note About Comparator Input Configuration:** Port pins selected as comparator inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to 0 the corresponding bit in register PnMDIN and disable the digital driver (PnMDOUT = 0 and Port Latch = 1). To force the Crossbar to skip a Port pin, set to 1 the corresponding bit in register PnSKIP. See Section "21. [Port Input/Output" on page](#page-211-0) 210 for more Port I/O configuration details.



# <span id="page-105-0"></span>**SFR Definition 7.5. CPT0MX: Comparator0 Input Channel Select**



#### SFR Page = 0x0; SFR Address = 0x9F





# <span id="page-106-0"></span>**SFR Definition 7.6. CPT1MX: Comparator1 Input Channel Select**



SFR Page = 0x0; SFR Address = 0x9E





# **8. CIP-51 Microcontroller**

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51™ instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. The CIP-51 also includes on-chip debug hardware (see description in [Section 27\)](#page-317-0), and interfaces directly with the analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see [Figure](#page-107-0) 8.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz **Clock**
- 0 to 25 MHz Clock Frequency
- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security

#### **8.1. Performance**

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.



**Figure 8.1. CIP-51 Block Diagram**

<span id="page-107-0"></span>
With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.



### **8.2. Programming and Debugging Support**

In-system programming of the Flash program memory and communication with on-chip debug support logic is accomplished via the Silicon Labs 2-Wire Development Interface (C2).

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debugging is completely non-intrusive, requiring no RAM, Stack, timers, or other on-chip resources. C2 details can be found in Section "27. [C2 Interface" on page](#page-317-0) 316.

The CIP-51 is supported by development tools from Silicon Labs and third party vendors. Silicon Labs provides an integrated development environment (IDE) including editor, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via the C2 interface to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.

#### **8.3. Instruction Set**

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51™ instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51™ counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

#### **8.3.1. Instruction and CPU Timing**

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. [Table](#page-109-0) 8.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.



<span id="page-109-0"></span>

## **Table 8.1. CIP-51 Instruction Set Summary**





## **Table 8.1. CIP-51 Instruction Set Summary (Continued)**





## **Table 8.1. CIP-51 Instruction Set Summary (Continued)**



#### **Notes on Registers, Operands and Addressing Modes:**

**Rn**—Register R0–R7 of the currently selected register bank.

**@Ri**—Data RAM location addressed indirectly through R0 or R1.

**rel**—8-bit, signed (twos complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

**direct**—8-bit internal data location's address. This could be a direct-access Data RAM location (0x00–0x7F) or an SFR (0x80–0xFF).

**#data**—8-bit constant

**#data16**—16-bit constant

**bit**—Direct-accessed bit in Data RAM or SFR

**addr11**—11-bit destination address used by ACALL and AJMP. The destination must be within the same 2 kB page of program memory as the first byte of the following instruction.

**addr16**—16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 8 kB program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.



### **8.4. CIP-51 Register Descriptions**

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic l. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the data sheet associated with their corresponding system function.

#### <span id="page-113-0"></span>**SFR Definition 8.1. DPL: Data Pointer Low Byte**





#### <span id="page-113-1"></span>**SFR Definition 8.2. DPH: Data Pointer High Byte**



SFR Page = All Pages; SFR Address = 0x83





## <span id="page-114-2"></span>**SFR Definition 8.3. SP: Stack Pointer**



SFR Page = All Pages; SFR Address = 0x81



## <span id="page-114-1"></span>**SFR Definition 8.4. ACC: Accumulator**



SFR Page = All Pages; SFR Address = 0xE0; Bit-Addressable



#### <span id="page-114-0"></span>**SFR Definition 8.5. B: B Register**



SFR Page = All Pages; SFR Address = 0xF0; Bit-Addressable





# <span id="page-115-0"></span>**SFR Definition 8.6. PSW: Program Status Word**





## **9. Memory Organization**

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The memory organization of the C8051F91x-C8051F90x device family is shown in [Figure](#page-116-0) 9.1



<span id="page-116-0"></span>Note: Code compatible devices with up to 64 kB Flash and 4 kB RAM are available as the C8051F93x-92x family.

#### **Figure 9.1. C8051F91x-C8051F90x Memory Map**



### **9.1. Program Memory**

The CIP-51 core has a 64 kB program memory space. The C8051F91x-C8051F90x devices implement 16 kB (C8051F912/1) or 8 kB (C8051F902/1) of this program memory space as in-system, reprogrammable Flash memory, organized in a contiguous block from addresses 0x0000 to 0x3BFF (C8051F912/1) or 0x1FFF (C8051F902/1). The last byte of this contiguous block of addresses serves as the security lock byte for the device. Any addresses above the lock byte are reserved.



**Figure 9.2. Flash Program Memory Map**

#### **9.1.1. MOVX Instruction and Program Memory**

The MOVX instruction in an 8051 device is typically used to access external data memory. On the C8051F91x-C8051F90x devices, the MOVX instruction is normally used to read and write on-chip XRAM, but can be re-configured to write and erase on-chip Flash memory space. MOVC instructions are always used to read Flash memory, while MOVX write instructions are used to erase and write Flash. This Flash access feature provides a mechanism for the C8051F91x-C8051F90x to update program code and use the program memory space for non-volatile data storage. Refer to Section "13. [Flash Memory" on](#page-140-0) [page](#page-140-0) 139 for further details.

#### **9.2. Data Memory**

The C8051F91x-C8051F90x device family include 768 bytes of RAM data memory. 256 bytes of this memory is mapped into the internal RAM space of the 8051. The remainder of this memory is on-chip "external" memory. The data memory map is shown in [Figure](#page-116-0) 9.1 for reference.

#### **9.2.1. Internal RAM**

There are 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines



whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory. [Figure](#page-116-0) 9.1 illustrates the data memory organization of the C8051F91x-C8051F90x.

#### **9.2.1.1. General Purpose Registers**

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in [SFR Definition 8.6\)](#page-115-0). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

#### **9.2.1.2. Bit Addressable Locations**

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51™ assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22.3h

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

#### **9.2.1.3. Stack**

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

#### **9.2.2. External RAM**

There are 512 bytes of on-chip RAM mapped into the external data memory space. All of these address locations may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using MOVX indirect addressing mode (such as @R1) in combination with the EMI0CN register.



# **10. On-Chip XRAM**

The C8051F91x-C8051F90x MCUs include on-chip RAM mapped into the external data memory space (XRAM). The external memory space may be accessed using the external move instruction (MOVX) with the target address specified in either the data pointer (DPTR), or with the target address low byte in R0 or R1 and the target address high byte in the External Memory Interface Control Register (EMI0CN, shown in [SFR Definition 10.1\)](#page-120-0).

When using the MOVX instruction to access on-chip RAM, no additional initialization is required and the MOVX instruction execution time is as specified in the CIP-51 chapter.

**Important Note**: MOVX write operations can be configured to target Flash memory, instead of XRAM. See Section "13. [Flash Memory" on page](#page-140-0) 139 for more details. The MOVX instruction accesses XRAM by default.

#### **10.1. Accessing XRAM**

The XRAM memory space is accessed using the MOVX instruction. The MOVX instruction has two forms, both of which use an indirect addressing method. The first method uses the Data Pointer, DPTR, a 16-bit register which contains the effective address of the XRAM location to be read from or written to. The second method uses R0 or R1 in combination with the EMI0CN register to generate the effective XRAM address. Examples of both of these methods are given below.

#### **10.1.1. 16-Bit MOVX Example**

The 16-bit form of the MOVX instruction accesses the memory location pointed to by the contents of the DPTR register. The following series of instructions reads the value of the byte at address 0x1234 into the accumulator A:

MOV DPTR, #1234h ; load DPTR with 16-bit address to read (0x1234) MOVX A, @DPTR  $\qquad i$  load contents of 0x1234 into accumulator A

The above example uses the 16-bit immediate MOV instruction to set the contents of DPTR. Alternately, the DPTR can be accessed through the SFR registers DPH, which contains the upper 8-bits of DPTR, and DPL, which contains the lower 8-bits of DPTR.

#### **10.1.2. 8-Bit MOVX Example**

The 8-bit form of the MOVX instruction uses the contents of the EMI0CN SFR to determine the upper 8-bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8-bits of the effective address to be accessed. The following series of instructions read the contents of the byte at address 0x1234 into the accumulator A.





### **10.2. Special Function Registers**

The special function register used for configuring XRAM access is EMI0CN.

### <span id="page-120-1"></span><span id="page-120-0"></span>**SFR Definition 10.1. EMI0CN: External Memory Interface Control**



SFR Page = 0x0; SFR Address = 0xAA





# **11. Special Function Registers**

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the C8051F91x-C8051F90x's resources and peripherals. The CIP-51 controller core duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the C8051F91x-C8051F90x. This allows the addition of new functionality while retaining compatibility with the MCS-51™ instruction set. [Table](#page-121-0) 11.1 and [Table](#page-122-0) 11.2 list the SFRs implemented in the C8051F91x-C8051F90x device family.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g., P0, TCON, SCON0, IE, etc.) are bitaddressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the data sheet, as indicated in [Table](#page-123-0) 11.3, for a detailed description of each register.

<span id="page-121-0"></span>

#### **Table 11.1. Special Function Register (SFR) Memory Map (Page 0x0)**

(bit addressable)



### **11.1. SFR Paging**

To accommodate more than 128 SFRs in the 0x80 to 0xFF address space, SFR paging has been implemented. By default, all SFR accesses target SFR Page 0x0 to allow access to the registers listed in [Table](#page-121-0) 11.1. During device initialization, some SFRs located on SFR Page 0xF may need to be accessed. [Table](#page-122-0) 11.2 lists the SFRs accessible from SFR Page 0x0F. Some SFRs are accessible from both pages, including the SFRPAGE register. SFRs only accessible from Page 0xF are in **bold**. SFRs only available on the 'F912 and 'F902 devices are in **blue**.

The following procedure should be used when accessing SFRs on Page 0xF:

- 1. Save the current interrupt state (EA\_save = EA).
- 2. Disable Interrupts  $(EA = 0)$ .
- 3. Set SFRPAGE = 0xF.
- 4. Access the SFRs located on SFR Page 0xF.
- 5. Set SFRPAGE =  $0x0$ .
- 6. Restore interrupt state (EA = EA\_save).

#### **Table 11.2. Special Function Register (SFR) Memory Map (Page 0xF)**

<span id="page-122-0"></span>





## <span id="page-123-1"></span>**SFR Definition 11.1. SFR Page: SFR Page**



SFR Page = All Pages; SFR Address = 0xA7



#### **Table 11.3. Special Function Registers**

<span id="page-123-0"></span>



















## **12. Interrupt Handler**

The C8051F91x-C8051F90x microcontroller family includes an extended interrupt system supporting multiple interrupt sources and two priority levels. The allocation of interrupt sources between on-chip peripherals and external input pins varies according to the specific version of the device. Refer to Table [12.1, "Interrupt Summary," on page](#page-130-0) 129 for a detailed listing of all interrupt sources supported by the device. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR or an indirect register. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1. If both global interrupts and the specific interrupt source is enabled, a CPU interrupt request is generated when the interrupt-pending flag is set.

As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Some interrupt-pending flags are automatically cleared by hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

### **12.1. Enabling Interrupt Sources**

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in the Interrupt Enable and Extended Interrupt Enable SFRs. However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interruptenable settings. Note that interrupts which occur when the EA bit is set to logic 0 will be held in a pending state, and will not be serviced until the EA bit is set back to logic 1.

#### **12.2. MCU Interrupt Sources and Vectors**

The CPU services interrupts by generating an LCALL to a predetermined address (the interrupt vector address) to begin execution of an interrupt service routine (ISR). The interrupt vector addresses associated with each interrupt source are listed in Table [12.1 on page](#page-130-0) 129. Software should ensure that the interrupt vector for each enabled interrupt source contains a valid interrupt service routine.

Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag.



#### **12.3. Interrupt Priorities**

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. If a high priority interrupt preempts a low priority interrupt, the low priority interrupt will finish execution after the high priority interrupt completes. Each interrupt has an associated interrupt priority bit in in the Interrupt Priority and Extended Interrupt Priority registers used to configure its priority level. Low priority is the default.

If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate. See Table [12.1 on](#page-130-0) [page](#page-130-0) 129 to determine the fixed priority order used to arbitrate between simultaneously recognized interrupts.

#### **12.4. Interrupt Latency**

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 7 system clock cycles: 1 clock cycle to detect the interrupt, 1 clock cycle to execute a single instruction, and 5 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 19 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 5 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.





<span id="page-130-0"></span>

**Notes:**

**1.** Indicates a read-only interrupt pending flag. The interrupt enable may be used to prevent software from vectoring to the associated interrupt service routine.

**2.** Indicates a register located in an indirect memory space.

**3. Blue** text Indicates a bit only available on 'F912 and 'F902 devices.



## **12.5. Interrupt Register Descriptions**

The SFRs used to enable the interrupt sources and set their priority level are described in the following register descriptions. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



## <span id="page-132-0"></span>**SFR Definition 12.1. IE: Interrupt Enable**





# <span id="page-133-0"></span>**SFR Definition 12.2. IP: Interrupt Priority**



#### SFR Page = 0x0; SFR Address = 0xB8; Bit-Addressable





## <span id="page-134-0"></span>**SFR Definition 12.3. EIE1: Extended Interrupt Enable 1**





# <span id="page-135-0"></span>**SFR Definition 12.4. EIP1: Extended Interrupt Priority 1**



#### SFR Page = All Pages; SFR Address = 0xF6





# <span id="page-136-0"></span>**SFR Definition 12.5. EIE2: Extended Interrupt Enable 2**



SFR Page = All Pages;SFR Address = 0xE7





# <span id="page-137-0"></span>**SFR Definition 12.6. EIP2: Extended Interrupt Priority 2**



SFR Page = All Pages; SFR Address = 0xF7





## **12.6. External Interrupts INT0 and INT1**

The INT0 and INT1 external interrupt sources are configurable as active high or low, edge or level sensitive. The IN0PL (INTO Polarity) and IN1PL (INT1 Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (Section "25.1. [Timer 0 and Timer 1" on page](#page-277-0) 276) select level or edge sensitive. The table below lists the possible configurations.





INT0 and INT1 are assigned to Port pins as defined in the IT01CF register (see [SFR Definition 12.7](#page-139-1)). Note that INT0 and INT0 Port pin assignments are independent of any Crossbar assignments. INT0 and INT1 will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to INT0 and/or INT1, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBR0 (see Section "21.3. [Priority Crossbar](#page-215-0) [Decoder" on page](#page-215-0) 214 for complete details on configuring the Crossbar).

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the INT0 and INT1 external interrupts, respectively. If an INT0 or INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (IN0PL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.



# <span id="page-139-1"></span><span id="page-139-0"></span>**SFR Definition 12.7. IT01CF: INT0/INT1 Configuration**



#### SFR Page =  $0x0$ ; SFR Address =  $0xE4$





# <span id="page-140-0"></span>**13. Flash Memory**

On-chip, re-programmable Flash memory is included for program code and non-volatile data storage. The Flash memory can be programmed in-system through the C2 interface or by software using the MOVX write instruction. Once cleared to logic 0, a Flash bit must be erased to set it back to logic 1. Flash bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operations is not required. Code execution is stalled during Flash write/erase operations. Refer to [Table](#page-59-0) 4.6 for complete Flash memory electrical characteristics.

## **13.1. Programming The Flash Memory**

The simplest means of programming the Flash memory is through the C2 interface using programming tools provided by Silicon Laboratories or a third party vendor. This is the only means for programming a non-initialized device. For details on the C2 commands to program Flash memory, see [Section "27.](#page-317-0) C2 [Interface" on page](#page-317-0) 316.

The Flash memory can be programmed by software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before programming Flash memory using MOVX, Flash programming operations must be enabled by: (1) setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 (this directs the MOVX writes to target Flash memory); and (2) Writing the Flash key codes in sequence to the Flash Lock register (FLKEY). The PSWE bit remains set until cleared by software. For detailed guidelines on programming Flash from firmware, please see [Section "13.5.](#page-144-0) Flash [Write and Erase Guidelines" on page](#page-144-0) 143.

To ensure the integrity of the Flash contents, the on-chip VDD Monitor must be enabled and enabled as a reset source in any system that includes code that writes and/or erases Flash memory from software. Furthermore, there should be no delay between enabling the  $V_{DD}$  Monitor and enabling the  $V_{DD}$  Monitor as a reset source. Any attempt to write or erase Flash memory while the  $V_{DD}$  Monitor is disabled, or not enabled as a reset source, will cause a Flash Error device reset.

#### **13.1.1. Flash Lock and Key Functions**

Flash writes and erases by user software are protected with a lock and key function. The Flash Lock and Key Register (FLKEY) must be written with the correct key codes, in sequence, before Flash operations may be performed. The key codes are: 0xA5, 0xF1. The timing does not matter, but the codes must be written in order. If the key codes are written out of order, or the wrong codes are written, Flash writes and erases will be disabled until the next system reset. Flash writes and erases will also be disabled if a Flash write or erase is attempted before the key codes have been written properly. The Flash lock resets after each write or erase; the key codes must be written again before a following Flash operation can be performed. The FLKEY register is detailed in [SFR Definition 13.2](#page-148-1).



#### **13.1.2. Flash Erase Procedure**

The Flash memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). To erase an entire Flash page, perform the following steps:

- 1. Save current interrupt state and disable interrupts.
- 2. Set the PSEE bit (register PSCTL).
- 3. Set the PSWE bit (register PSCTL).
- 4. Write the first key code to FLKEY: 0xA5.
- 5. Write the second key code to FLKEY: 0xF1.
- 6. Using the MOVX instruction, write a data byte to any location within the page to be erased.
- 7. Clear the PSWE and PSEE bits.
- 8. Restore previous interrupt state.

Steps 4–6 must be repeated for each 512-byte page to be erased.

#### **Notes:**

- **1.** To maintain code compatibility with the 'F93x-'F92x product family, the erase procedure should be performed on two consecutive 512-byte sections of memory at a time. This allows the same software to run on devices with 1024-byte or 512-byte Flash pages. Using this technique, devices with 1024-byte Flash pages will have each Flash page erased twice.
- **2.** Flash security settings may prevent erasure of some Flash pages, such as the reserved area and the page containing the lock bytes. For a summary of Flash security settings and restrictions affecting Flash erase operations, please see Section "13.3. [Security Options" on page](#page-142-0) 141.
- **3.** 8-bit MOVX instructions cannot be used to erase or write to Flash memory at addresses higher than 0x00FF.

#### **13.1.3. Flash Write Procedure**

A write to Flash memory can clear bits to logic 0 but cannot set them; only an erase operation can set bits to logic 1 in Flash. **A byte location to be programmed should be erased before a new value is written.**

The recommended procedure for writing a single byte in Flash is as follows:

- 1. Save current interrupt state and disable interrupts.
- 2. Ensure that the Flash byte has been erased (has a value of 0xFF).
- 3. Set the PSWE bit (register PSCTL).
- 4. Clear the PSEE bit (register PSCTL).
- 5. Write the first key code to FLKEY: 0xA5.
- 6. Write the second key code to FLKEY: 0xF1.
- 7. Using the MOVX instruction, write a single data byte to the desired location within the 1024 byte sector.
- 8. Clear the PSWE bit.
- 9. Restore previous interrupt state.

Steps 5–7 must be repeated for each byte to be written.

#### **Notes:**

- **1.** Flash security settings may prevent writes to some areas of Flash, such as the reserved area. For a summary of Flash security settings and restrictions affecting Flash write operations, please see [Section "13.3.](#page-142-0) Security [Options" on page](#page-142-0) 141.
- **2.** 8-bit MOVX instructions cannot be used to erase or write to Flash memory at addresses higher than 0x00FF.

#### **13.2. Non-volatile Data Storage**

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction and read using the MOVC instruction. MOVX read instructions always target XRAM.

An additional 512-byte scratchpad is available for non-volatile data storage. It is accessible at addresses 0x0000 to 0x01FF when SFLE is set to 1. The scratchpad area cannot be used for code execution.



#### <span id="page-142-0"></span>**13.3. Security Options**

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the Flash memory from accidental modification by software. PSWE must be explicitly set to 1 before software can modify the Flash memory; both PSWE and PSEE must be set to 1 before software can erase Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the C2 interface.

A Security Lock Byte located at the last byte of Flash user space offers protection of the Flash program memory from access (reads, writes, or erases) by unprotected code or the C2 interface. The Flash security mechanism allows the user to lock *n* 512-byte Flash pages, starting at page 0 (addresses 0x0000 to 0x01FF), where *n* is the 1s complement number represented by the Security Lock Byte. **Note that the page containing the Flash Security Lock Byte is unlocked when no other Flash pages are locked (all bits of the Lock Byte are 1) and locked when any other Flash pages are locked (any bit of the Lock Byte is 0).**



**Figure 13.1. Flash Program Memory Map (16 kB and 8 kB devices)**

The level of Flash security depends on the Flash access method. The three Flash access methods that can be restricted are reads, writes, and erases from the C2 debug interface, user firmware executing on unlocked pages, and user firmware executing on locked pages. [Table](#page-143-0) 13.1 summarizes the Flash security features of the C8051F91x-C8051F90x devices.



<span id="page-143-0"></span>



C2DE—C2 Device Erase (Erases all Flash pages including the page containing the Lock Byte) FEDR—Not permitted; Causes Flash Error Device Reset (FERROR bit in RSTSRC is 1 after reset)

- All prohibited operations that are performed via the C2 interface are ignored (do not cause device reset).
- Locking any Flash page also locks the page containing the Lock Byte.
- Once written to, the Lock Byte cannot be modified except by performing a C2 Device Erase.
- If user code writes to the Lock Byte, the Lock does not take effect until the next device reset.
- The scratchpad is locked when all other Flash pages are locked.
- The scratchpad is erased when a Flash Device Erase command is performed.


### **13.4. Determining the Device Part Number at Run Time**

In many applications, user software may need to determine the MCU part number at run time in order to determine the hardware capabilities. The part number can be determined by reading the value of the Flash byte at address 0x3FFE.

The value of the Flash byte at address 0x3FFE can be decoded as follows:

0xD0—C8051F901 0xD1—C8051F902 0xD2—C8051F911 0xD3—C8051F912

#### **13.5. Flash Write and Erase Guidelines**

Any system which contains routines which write or erase Flash memory from software involves some risk that the write or erase routines will execute unintentionally if the CPU is operating outside its specified operating range of VDD, system clock frequency, or temperature. This accidental execution of Flash modifying code can result in alteration of Flash memory contents causing a system failure that is only recoverable by re-Flashing the code in the device.

To help prevent the accidental modification of Flash by firmware, the VDD Monitor must be enabled and enabled as a reset source on C8051F91x-C8051F90x devices for the Flash to be successfully modified. **If either the VDD Monitor or the VDD Monitor reset source is not enabled, a Flash Error Device Reset will be generated when the firmware attempts to modify the Flash.**

The following guidelines are recommended for any system that contains routines which write or erase Flash from code.

#### **13.5.1. VDD Maintenance and the VDD Monitor**

- 1. If the system power supply is subject to voltage or current "spikes," add sufficient transient protection devices to the power supply to ensure that the supply voltages listed in the Absolute Maximum Ratings table are not exceeded.
- 2. Make certain that the maximum VBAT ramp time specification of 3 ms is met. This specification is outlined in Table [4.4 on page](#page-58-0) 59. On silicon revision C and later revisions, if the system cannot meet this rise time specification, then add an external VDD brownout circuit to the RST pin of the device that holds the device in reset until VDD reaches the minimum device operating voltage and re-asserts RST if VDD drops below the minimum device operating voltage.
- 3. Keep the on-chip VDD Monitor enabled and enable the VDD Monitor as a reset source as early in code as possible. This should be the first set of instructions executed after the Reset Vector. For C-based systems, this will involve modifying the startup code added by the C compiler. See your compiler documentation for more details. Make certain that there are no delays in software between enabling the VDD Monitor and enabling the VDD Monitor as a reset source. Code examples showing this can be found in "AN201: Writing to Flash from Firmware," available from the Silicon Laboratories website.

**Note:** On C8051F91x-C8051F90x devices, both the VDD Monitor and the VDD Monitor reset source must be enabled to write or erase Flash without generating a Flash Error Device Reset.

**Note:** On C8051F91x-C8051F90x devices, both the VDD Monitor and the VDD Monitor reset source are enabled by hardware after a power-on reset.

4. As an added precaution, explicitly enable the VDD Monitor and enable the VDD Monitor as a reset source inside the functions that write and erase Flash memory. The VDD Monitor enable instructions should be placed just after the instruction to set PSWE to a 1, but before the Flash write or erase operation instruction.



- 5. Make certain that all writes to the RSTSRC (Reset Sources) register use direct assignment operators and explicitly DO NOT use the bit-wise operators (such as AND or OR). For example, "RSTSRC = 0x02" is correct, but "RSTSRC |= 0x02" is incorrect.
- 6. Make certain that all writes to the RSTSRC register explicitly set the PORSF bit to a 1. Areas to check are initialization code which enables other reset sources, such as the Missing Clock Detector or Comparator, for example, and instructions which force a Software Reset. A global search on "RSTSRC" can quickly verify this.

#### **13.5.2. PSWE Maintenance**

- 7. Reduce the number of places in code where the PSWE bit (b0 in PSCTL) is set to a 1. There should be exactly one routine in code that sets PSWE to a 1 to write Flash bytes and one routine in code that sets both PSWE and PSEE both to a 1 to erase Flash pages.
- 8. Minimize the number of variable accesses while PSWE is set to a 1. Handle pointer address updates and loop maintenance outside the "PSWE =  $1$ ;... PSWE =  $0$ ;" area. Code examples showing this can be found in AN201, *"Writing to Flash from Firmware"*, available from the Silicon Laboratories web site.
- 9. Disable interrupts prior to setting PSWE to a 1 and leave them disabled until after PSWE has been reset to 0. Any interrupts posted during the Flash write or erase operation will be serviced in priority order after the Flash operation has been completed and interrupts have been re-enabled by software.
- 10. Make certain that the Flash write and erase pointer variables are not located in XRAM. See your compiler documentation for instructions regarding how to explicitly locate variables in different memory areas.
- 11. Add address bounds checking to the routines that write or erase Flash memory to ensure that a routine called with an illegal address does not result in modification of the Flash.

#### **13.5.3. System Clock**

- 12. If operating from an external crystal, be advised that crystal performance is susceptible to electrical interference and is sensitive to layout and to changes in temperature. If the system is operating in an electrically noisy environment, use the internal oscillator or use an external CMOS clock.
- 13. If operating from the external oscillator, switch to the internal oscillator during Flash write or erase operations. The external oscillator can continue to run, and the CPU can switch back to the external oscillator after the Flash operation has completed.

Additional Flash recommendations and example code can be found in "AN201: Writing to Flash from Firmware", available from the Silicon Laboratories web site.



### **13.6. Minimizing Flash Read Current**

The Flash memory in the C8051F91x-C8051F90x devices is responsible for a substantial portion of the total digital supply current when the device is executing code. Below are suggestions to minimize Flash read current.

- 1. Use idle, suspend, or sleep modes while waiting for an interrupt, rather than polling the interrupt flag. Idle Mode is particularly well-suited for use in implementing short pauses, since the wake-up time is no more than three system clock cycles. See the Power Management chapter for details on the various low-power operating modes.
- 2. C8051F91x-C8051F90x devices have a one-shot timer that saves power when operating at system clock frequencies of 14 MHz or less. The one-shot timer generates a minimum-duration enable signal for the Flash sense amps on each clock cycle in which the Flash memory is accessed. This allows the Flash to remain in a low power state for the remainder of the long clock cycle.

At clock frequencies above 14 MHz, the system clock cycle becomes short enough that the one-shot timer no longer provides a power benefit. Disabling the one-shot timer at higher frequencies reduces power consumption. The one-shot is enabled by default, and it can be disabled (bypassed) by setting the BYPASS bit (FLSCL.6) to logic 1. To re-enable the one-shot, clear the BYPASS bit to logic 0.

3. Flash read current depends on the number of address lines that toggle between sequential Flash read operations. In most cases, the difference in power is relatively small (on the order of 5%).

The Flash memory is organized in rows of 64 bytes. A substantial current increase can be detected when the read address jumps from one row in the Flash memory to another. Consider a 3-cycle loop (e.g., SJMP \$, or while(1);) which straddles a Flash row boundary. The Flash address jumps from one row to another on two of every three clock cycles. This can result in a current increase of up 30% when compared to the same 3-cycle loop contained entirely within a single row.

To minimize the power consumption of small loops, it is best to locate them within a single row, if possible. To check if a loop is contained within a Flash row, divide the starting address of the first instruction in the loop by 64. If the remainder (result of modulo operation) plus the length of the loop is less than 63, then the loop fits inside a single Flash row. Otherwise, the loop will be straddling two adjacent Flash rows. If a loop executes in 20 or more clock cycles, then the transitions from one row to another will occur on relatively few clock cycles, and any resulting increase in operating current will be negligible.

To write software that is compatible with all devices in the 'F93x-'F92x and 'F91x-'F90x product families, the Flash row size should be considered 64 bytes.



# **C8051F91x-C8051F90x**

## **SFR Definition 13.1. PSCTL: Program Store R/W Control**



#### SFR Page =0x0; SFR Address = 0x8F





## **SFR Definition 13.2. FLKEY: Flash Lock and Key**





# **C8051F91x-C8051F90x**

### **SFR Definition 13.3. FLSCL: Flash Scale**



#### SFR Page = 0x0; SFR Address = 0xB6



### **SFR Definition 13.4. FLWR: Flash Write Only**







## <span id="page-150-1"></span>**14. Power Management**

C8051F91x-C8051F90x devices support 5 power modes: Normal, Idle, Stop, Suspend, and Sleep. The power management unit (PMU0) allows the device to enter and wake-up from the available power modes. A brief description of each power mode is provided in [Table](#page-150-0) 14.1. Detailed descriptions of each mode can be found in the following sections.

<span id="page-150-0"></span>



In battery powered systems, the system should spend as much time as possible in sleep mode in order to preserve battery life. When a task with a fixed number of clock cycles needs to be performed, the device should switch to normal mode, finish the task as quickly as possible, and return to sleep mode. Idle mode and suspend modes provide a very fast wake-up time; however, the power savings in these modes will not be as much as in sleep mode. Stop mode is included for legacy reasons; the system will be more power efficient and easier to wake up when idle, suspend, or sleep mode are used.

Although switching power modes is an integral part of power management, enabling/disabling individual peripherals as needed will help lower power consumption in all power modes. Each analog peripheral can be disabled when not in use or placed in a low power mode. Digital peripherals such as timers or serial busses draw little power whenever they are not in use. Digital peripherals draw no power in Sleep Mode.



### **14.1. Normal Mode**

The MCU is fully functional in normal mode. [Figure](#page-151-0) 14.1 shows the on-chip power distribution to various peripherals. There are three supply voltages powering various sections of the chip: VBAT, VDD/DC+, and the 1.8 V internal core supply. VREG0, PMU0 and the SmaRTClock are always powered directly from the VBAT pin. All analog peripherals are directly powered from the VDD/DC+ pin, which is an output in one-cell mode and an input in two-cell mode. All digital peripherals and the CIP-51 core are powered from the 1.8 V internal core supply. The RAM is also powered from the core supply in Normal mode.



<span id="page-151-0"></span>**Figure 14.1. C8051F91x-C8051F90x Power Distribution**



### **14.2. Idle Mode**

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

#### **Note: To ensure the MCU enters a low power state upon entry into Idle Mode, the one-shot circuit should be enabled by clearing the BYPASS bit (FLSCL.6).**

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section "18.6. [PCA Watchdog Timer](#page-183-0)  [Reset" on page](#page-183-0) 182 for more information on the use and configuration of the WDT.

### **14.3. Stop Mode**

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter stop mode as soon as the instruction that sets the bit completes execution. In stop mode the precision internal oscillator and CPU are stopped; the state of the low power oscillator and the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering stop mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout.

Stop mode is a legacy 8051 power mode; it will not result in optimal power savings. Sleep or suspend mode will provide more power savings if the MCU needs to be inactive for a long period of time.

**Note: To ensure the MCU enters a low power state upon entry into Stop Mode, the one-shot circuit should be enabled by clearing the BYPASS bit (FLSCL.6).**



### **14.4. Suspend Mode**

Setting the Suspend Mode Select bit (PMU0CF.6) causes the system clock to be gated off and all internal oscillators disabled. The system clock source must be set to the low power internal oscillator or the precision oscillator prior to entering suspend mode. All digital logic (timers, communication peripherals, interrupts, CPU, etc.) stops functioning until one of the enabled wake-up sources occurs.

The following wake-up sources can be configured to wake the device from suspend mode:

- SmaRTClock Oscillator Fail
- SmaRTClock Alarm
- Port Match Event
- Comparator0 Rising Edge
- **Note:** Upon wake-up from suspend mode, PMU0 requires two system clocks in order to update the PMU0CF wakeup flags. All flags will read back a value of '0' during the first two system clocks following a wake-up from suspend mode.

In addition, a noise glitch on RST that is not long enough to reset the device will cause the device to exit suspend. In order for the MCU to respond to the pin reset event, software must not place the device back into suspend mode for a period of 15 µs. The PMU0CF register may be checked to determine if the wakeup was due to a falling edge on the /RST pin. If the wake-up source is not due to a falling edge on RST, there is no time restriction on how soon software may place the device back into suspend mode. A 4.7 kW pullup resistor to VDD/DC+ is recommend for RST to prevent noise glitches from waking the device.

### **14.5. Sleep Mode**

Setting the Sleep Mode Select bit (PMU0CF.6) turns off the internal 1.8 V regulator (VREG0) and switches the power supply of all on-chip RAM to the VBAT pin (see [Figure](#page-151-0) 14.1). Power to most digital logic on the chip is disconnected; only PMU0 and the SmaRTClock remain powered. Analog peripherals remain powered in two-cell mode and lose their supply in one-cell mode because the dc-dc converter is disabled. In two-cell mode, only the Comparators remain functional when the device enters sleep mode. All other analog peripherals (ADC0, IREF0, External Oscillator, etc.) should be disabled prior to entering sleep mode. The system clock source must be set to the low power internal oscillator or the precision oscillator prior to entering sleep mode.

- **Note: When exiting sleep mode, 4 NOP instructions should be located immediately after the write to PMU0CF that placed the device in sleep mode.**
- **Note: If the average active time (between successive entries into Sleep Mode) is less than 1 ms, peripherals that may cause a wake-up from Sleep Mode (SmaRTClock, Port Match, and Comparator0) or are enabled or configured in a way which may cause the wake-up flag to be set should be selected as wake-up sources. If these peripherals are not selected as wake-up sources, then it is recommended to bypass the Flash one-shot (FLSCL.6=1) before entering into Sleep Mode.**

GPIO pins configured as digital outputs will retain their output state during sleep mode. In two-cell mode, they will maintain the same current drive capability in sleep mode as they have in normal mode. In one-cell mode, the VDD/DC+ supply will drop to the level of VBAT, which will reduce the output high-voltage level and the source and sink current drive capability.

GPIO pins configured as digital inputs can be used during sleep mode as wakeup sources using the port match feature. In two-cell mode, they will maintain the same input level specs in sleep mode as they have in normal mode. In one-cell mode, the VDD supply will drop to the level of VBAT, which will lower the switching threshold and increase the propagation delay.

C8051F912 and C8051F902 devices support a wakeup request for external devices. Upon exit from sleep mode, the wake-up request signal is driven high, allowing other devices in the system to wake up from their low power modes. An example of a system that may benefit from this function is one that uses a highpower dc-dc converter (>65 mW of output power). The dc-dc converter may be disabled when the system is asleep, and can be awoken by the wake-up request signal from the MCU. The wakeup request signal is high when the MCU is awake and low when the MCU is asleep.



**Note:** By default, the VDD/DC+ supply is connected to VBAT upon entry into Sleep Mode (one-cell mode). If the VDDSLP bit (DC0CF.1) is set to logic 1, the VDD/DC+ supply will float in Sleep Mode. This allows the decoupling capacitance on the VDD/DC+ supply to maintain the supply rail until the capacitors are discharged. For relatively short sleep intervals, this can result in substantial power savings because the decoupling capacitance is not continuously charged and discharged.

RAM and SFR register contents are preserved in sleep mode as long as the voltage on VBAT does not fall below  $V_{POR}$ . The PC counter and all other volatile state information is preserved allowing the device to resume code execution upon waking up from Sleep mode. The following wake-up sources can be configured to wake the device from sleep mode:

- SmaRTClock Oscillator Fail
- SmaRTClock Alarm
- **Port Match Event**
- Comparator0 Rising Edge.

The Comparator0 Rising Edge wakeup is only valid in two-cell mode. The comparator requires a supply voltage of at least 1.8 V to operate properly. On 'F912 and 'F902 devices, the VBAT supply monitor can be disabled to save power by writing 1 to the MONDIS (PMU0MD.5) bit. When the VBAT supply monitor is disabled, all reset sources will trigger a full POR and will re-enable the VBAT supply monitor.

In addition, any falling edge on  $\overline{RST}$  (due to a pin reset or a noise glitch) will cause the device to exit sleep mode. In order for the MCU to respond to the pin reset event, software must not place the device back into sleep mode for a period of 15 us. The PMU0CF register may be checked to determine if the wake-up was due to a falling edge on the  $\overline{RST}$  pin. If the wake-up source is not due to a falling edge on  $\overline{RST}$ , there is no time restriction on how soon software may place the device back into sleep mode. A 4.7 k $\Omega$  pullup resistor to VDD/DC+ is recommend for RST to prevent noise glitches from waking the device.

### **14.6. Configuring Wakeup Sources**

Before placing the device in a low power mode, one or more wakeup sources should be enabled so that the device does not remain in the low power mode indefinitely. For Idle Mode, this includes enabling any interrupt. For Stop Mode, this includes enabling any reset source or relying on the RST pin to reset the device.

Wake-up sources for suspend and sleep modes are configured through the PMU0CF register. Wake-up sources are enabled by writing 1 to the corresponding wake-up source enable bit. Wake-up sources must be re-enabled each time the device is placed in suspend or sleep mode, in the same write that places the device in the low power mode.

The reset pin is always enabled as a wake-up source. On the falling edge of RST, the device will be awaken from sleep mode. The device must remain awake for more than 15 µs in order for the reset to take place.



### **14.7. Determining the Event that Caused the Last Wakeup**

When waking from idle mode, the CPU will vector to the interrupt which caused it to wake up. When waking from stop mode, the RSTSRC register may be read to determine the cause of the last reset.

Upon exit from suspend or sleep mode, the wake-up flags in the PMU0CF register can be read to determine the event which caused the device to wake up. After waking up, the wake-up flags will continue to be updated if any of the wake-up events occur. Wake-up flags are always updated, even if they are not enabled as wake-up sources.

All wake-up flags enabled as wake-up sources in PMU0CF must be cleared before the device can enter suspend or sleep mode. After clearing the wake-up flags, each of the enabled wake-up events should be checked in the individual peripherals to ensure that a wake-up event did not occur while the wake-up flags were being cleared.



# **SFR Definition 14.1. PMU0CF: Power Management Unit Configuration<sup>1,2</sup>**



SFR Page = 0x0; SFR Address = 0xB5



#### **Notes:**

**1.** Read-modify-write operations (ORL, ANL, etc.) should not be used on this register. Wake-up sources must be re-enabled each time the SLEEP or SUSPEND bits are written to 1.

- **2.** The Low Power Internal Oscillator cannot be disabled and the MCU cannot be placed in Suspend or Sleep Mode if any wake-up flags are set to 1. Software should clear all wake-up sources after each reset and after each wake-up from Suspend or Sleep Modes.
- **3.** PMU0 requires two system clocks to update the wake-up source flags after waking from Suspend mode. The wake-up source flags will read '0' during the first two system clocks following the wake from Suspend mode.



# **C8051F91x-C8051F90x**

## **SFR Definition 14.2. PMU0MD: Power Management Unit Mode**



### $SFR \text{ Page} = 0 \times F$ ;  $SFR \text{ Address} = 0 \times B5$





### **SFR Definition 14.3. PCON: Power Management Control Register**



SFR Page = All Pages; SFR Address = 0x87



### **14.8. Power Management Specifications**

See Table [4.5 on page](#page-59-0) 60 for detailed Power Management Specifications.



# **15. Cyclic Redundancy Check Unit (CRC0)**

C8051F91x-C8051F90x devices include a cyclic redundancy check unit (CRC0) that can perform a CRC using a 16-bit or 32-bit polynomial. CRC0 accepts a stream of 8-bit data written to the CRC0IN register. CRC0 posts the 16-bit or 32-bit result to an internal register. The internal result register may be accessed indirectly using the CRC0PNT bits and CRC0DAT register, as shown in [Figure](#page-159-0) 15.1. CRC0 also has a bit reverse register for quick data manipulation.



**Figure 15.1. CRC0 Block Diagram**

### <span id="page-159-1"></span><span id="page-159-0"></span>**15.1. CRC Algorithm**

The C8051F91x-C8051F90x CRC unit generates a CRC result equivalent to the following algorithm:

- 1. XOR the input with the most-significant bits of the current CRC result. If this is the first iteration of the CRC unit, the current CRC result will be the set initial value (0x00000000 or 0xFFFFFFFF).
- 2a. If the MSB of the CRC result is set, shift the CRC result and XOR the result with the selected polynomial.
- 2b. If the MSB of the CRC result is not set, shift the CRC result.

Repeat Steps 2a/2b for the number of input bits (8). The algorithm is also described in the following example.

The 16-bit C8051F91x-C8051F90x CRC algorithm can be described by the following code:

```
unsigned short UpdateCRC (unsigned short CRC_acc, unsigned char CRC_input)
{
   unsigned char i; \frac{1}{2} // loop counter
    #define POLY 0x1021
    // Create the CRC "dividend" for polynomial arithmetic (binary arithmetic
```


# **C8051F91x-C8051F90x**

```
 // with no carries)
  CRC\_acc = CRC\_acc \land (CRC\_input \ll 8); // "Divide" the poly into the dividend using CRC XOR subtraction
   // CRC_acc holds the "remainder" of each divide
   //
   // Only complete this division for 8 bits since input is 1 byte
  for (i = 0; i < 8; i++)\{ // Check if the MSB is set (if MSB is 1, then the POLY can "divide"
      // into the "dividend")
     if ((CRC_acc & 0x8000) == 0x8000)
       {
          // if so, shift the CRC value, and XOR "subtract" the poly
         CRC\_acc = CRC\_acc \ll 1; CRC_acc ^= POLY;
       } 
       else 
       {
          // if not, just shift the CRC value
         CRC\_acc = CRC\_acc \ll 1; }
   }
   // Return the final remainder (CRC value)
   return CRC_acc;
```
<span id="page-160-0"></span>[Table](#page-160-0) 15.1 lists several input values and the associated outputs using the 16-bit C8051F91x-C8051F90x CRC algorithm:

Input	Output
0x63	0xBD35
0x8C	0xB1F4
0x7D	0x4ECA
0xAA, 0xBB, 0xCC	0x6CF6
0x00, 0x00, 0xAA, 0xBB, 0xCC	0xB166

**Table 15.1. Example 16-bit CRC Outputs**



}

### **15.2. 32-bit CRC Algorithm**

The C8051F91x-C8051F90x CRC unit calculates the 32-bit CRC using a poly of 0x04C11DB7. The CRC-32 algorithm is "reflected", meaning that all of the input bytes and the final 32-bit output are bit-reversed in the processing engine. The following is a description of a simplified CRC algorithm that produces results identical to the hardware:

- Step 1. XOR the least-significant byte of the current CRC result with the input byte. If this is the first iteration of the CRC unit, the current CRC result will be the set initial value (0x00000000 or 0xFFFFFFFF).
- Step 2. Right-shift the CRC result.
- Step 3. If the LSB of the CRC result is set, XOR the CRC result with the reflected polynomial (0xEDB88320).
- Step 4. Repeat at Step 2 for the number of input bits (8).

For example, the 32-bit 'F91x/90x CRC algorithm can be described by the following code:

```
unsigned long UpdateCRC (unsigned long CRC_acc, unsigned char CRC_input)
{
    unsigned char i; // loop counter
    #define POLY 0xEDB88320 // bit-reversed version of the poly 0x04C11DB7
    // Create the CRC "dividend" for polynomial arithmetic (binary arithmetic
    // with no carries)
   CRC\_\n<sub>acc</sub> = CRC\_\n<sub>acc</sub> \wedge CRC\_\n<sub>input</sub>; // "Divide" the poly into the dividend using CRC XOR subtraction
    // CRC_acc holds the "remainder" of each divide
    //
    // Only complete this division for 8 bits since input is 1 byte
   for (i = 0; i < 8; i++) {
       // Check if the MSB is set (if MSB is 1, then the POLY can "divide"
       // into the "dividend")
       if ((CRC_acc & 0x00000001) == 0x00000001)
       {
          // if so, shift the CRC value, and XOR "subtract" the poly
         CRC acc = CRC acc \gg 1;
          CRC_acc ^= POLY;
       }
       else
       {
          // if not, just shift the CRC value
         CRC acc = CRC acc \gg 1;
       }
    }
    // Return the final remainder (CRC value)
    return CRC_acc;
}
```
The following table lists several input values and the associated outputs using the 32-bit 'F91x/90x CRC algorithm (an initial value of 0xFFFFFFFF is used):





#### **Table 15.2. Example 32-bit CRC Outputs**

### **15.3. Preparing for a CRC Calculation**

To prepare CRC0 for a CRC calculation, software should select the desired polynomial and set the initial value of the result. Two polynomials are available: 0x1021 (16-bit) and 0x04C11DB7 (32-bit). The CRC0 result may be initialized to one of two values: 0x00000000 or 0xFFFFFFFF. The following steps can be used to initialize CRC0.

- 1. Select a polynomial (Set CRC0SEL to 0 for 32-bit or 1 for 16-bit).
- 2. Select the initial result value (Set CRC0VAL to 0 for 0x00000000 or 1 for 0xFFFFFFFF).
- 3. Set the result to its initial value (Write 1 to CRC0INIT).

#### **15.4. Performing a CRC Calculation**

Once CRC0 is initialized, the input data stream is sequentially written to CRC0IN, one byte at a time. The CRC0 result is automatically updated after each byte is written. The CRC engine may also be configured to automatically perform a CRC on one or more Flash sectors. The following steps can be used to automatically perform a CRC on Flash memory.

- 1. Prepare CRC0 for a CRC calculation as shown above.
- 2. Write the index of the starting page to CRC0AUTO.
- 3. Set the AUTOEN bit in CRC0AUTO.
- 4. Write the number of Flash sectors to perform in the CRC calculation to CRC0CNT. Note: Each Flash sector is 512 bytes on 'F91x and 'F90x devices.
- 5. Write any value to CRC0CN (or OR its contents with 0x00) to initiate the CRC calculation. The CPU will not execute code any additional code until the CRC operation completes. **See the note in SFR Definition 15.1. [CRC0CN: CRC0 Control](#page-163-0) for more information on how to properly initiate a CRC calculation.**
- 6. Clear the AUTOEN bit in CRC0AUTO.
- 7. Read the CRC result using the procedure below.

#### **15.5. Accessing the CRC0 Result**

The internal CRC0 result is 32-bits (CRC0SEL = 0b) or 16-bits (CRC0SEL = 1b). The CRC0PNT bits select the byte that is targeted by read and write operations on CRC0DAT and increment after each read or write. The calculation result will remain in the internal CR0 result register until it is set, overwritten, or additional data is written to CRC0IN.



### <span id="page-163-0"></span>**SFR Definition 15.1. CRC0CN: CRC0 Control**



#### SFR Page = 0xF; SFR Address = 0x92





# **C8051F91x-C8051F90x**

### **SFR Definition 15.2. CRC0IN: CRC0 Data Input**



SFR Page = 0xF; SFR Address = 0x93



### **SFR Definition 15.3. CRC0DAT: CRC0 Data Output**



SFR Page = 0xF; SFR Address = 0x91





### **SFR Definition 15.4. CRC0AUTO: CRC0 Automatic Control**



SFR Page = 0xF; SFR Address = 0x96



### **SFR Definition 15.5. CRC0CNT: CRC0 Automatic Flash Sector Count**



SFR Page = 0xF; SFR Address = 0x97





### **15.6. CRC0 Bit Reverse Feature**

CRC0 includes hardware to reverse the bit order of each bit in a byte as shown in [Figure](#page-166-0) 15.2. Each byte of data written to CRC0FLIP is read back bit reversed. For example, if 0xC0 is written to CRC0FLIP, the data read back is 0x03. Bit reversal is a useful mathematical function used in algorithms such as the FFT.



**Figure 15.2. Bit Reverse Register**

### <span id="page-166-0"></span>**SFR Definition 15.6. CRC0FLIP: CRC0 Bit Flip**

<b>Bit</b>		ю			٠J		
<b>Name</b>	CRC0FLIP[7:0]						
<b>Type</b>	R/W						
<b>Reset</b>							

SFR Page = 0xF; SFR Address = 0x95





# **16. On-Chip DC-DC Converter (DC0)**

C8051F91x-C8051F90x devices include an on-chip dc-dc converter to allow operation from a single cell battery with a supply voltage as low as 0.9 V. The dc-dc converter is a switching boost converter with an input voltage range of 0.9 to 1.8 V (C8051F911/01) or 3.6 V (C8051F912/11) and a programmable output voltage range of 1.8 to 3.3 V. The default output voltage is 1.9 V when the input is less than 1.9 V. Since the dc-dc converter uses a boost architecture, the output voltage will always be greater than or equal to the input voltage. The dc-dc converter can supply the system with up to 65 mW of regulated power (or up to 100 mW in some applications) and can be used for powering other devices in the system. This allows the most flexibility when interfacing to sensors and other analog signals which typically require a higher supply voltage than a single-cell battery can provide.

[Figure](#page-167-0) 16.1 shows a block diagram of the dc-dc converter. During normal operation in the first half of the switching cycle, the Duty Cycle Control switch is closed and the Diode Bypass switch is open. Since the output voltage is higher than the voltage at the DCEN pin, no current flows through the diode and the load is powered from the output capacitor. During this stage, the DCEN pin is connected to ground through the Duty Cycle Control switch, generating a positive voltage across the inductor and forcing its current to ramp up.

In the second half of the switching cycle, the Duty Cycle control switch is opened and the Diode Bypass switch is closed. This connects DCEN directly to VDD/DC+ and forces the inductor current to charge the output capacitor. Once the inductor transfers its stored energy to the output capacitor, the Duty Cycle Control switch is closed, the Diode Bypass switch is opened, and the cycle repeats.

The dc-dc converter has a built in voltage reference and oscillator, and will automatically limit or turn off the switching activity in case the peak inductor current rises beyond a safe limit or the output voltage rises above the programmed target value. This allows the dc-dc converter output to be safely overdriven by a secondary power source (when available) in order to preserve battery life. The dc-dc converter's settings can be modified using SFR registers which provide the ability to change the target output voltage, oscillator frequency or source, Diode Bypass switch resistance, peak inductor current, and minimum duty cycle.



**Figure 16.1. DC-DC Converter Block Diagram**

<span id="page-167-0"></span>

### **16.1. Startup Behavior**

On initial power-on, the dc-dc converter outputs a constant 50% duty cycle until there is sufficient voltage on the output capacitor to maintain regulation. The size of the output capacitor and the amount of load current present during startup will determine the length of time it takes to charge the output capacitor.

During initial power-on reset, the maximum peak inductor current threshold, which triggers the overcurrent protection circuit, is set to approximately 125 mA. This generates a "soft-start" to limit the output voltage slew rate and prevent excessive in-rush current at the output capacitor. In order to ensure reliable startup of the dc-dc converter, the following restrictions have been imposed:

- The maximum dc load current allowed during startup is given in Table [4.16 on page](#page-66-0) 67. If the dc-dc converter is powering external sensors or devices through the VDD/DC+ pin or through GPIO pins, then the current supplied to these sensors or devices is counted towards this limit. The in-rush current into capacitors does not count towards this limit.
- The maximum total output capacitance is given in Table [4.16 on page](#page-66-0) 67. This value includes the required 1 µF ceramic output capacitor and any additional capacitance connected to the VDD/DC+ pin.

Once initial power-on is complete, the peak inductor current limit can be increased by software as shown in [Table](#page-168-0) 16.1. Limiting the peak inductor current can allow the device to start up near the battery's end of life.

<b>SWSEL</b>	<b>ILIMIT</b>	<b>Peak Current (mA)</b> <b>Normal Power Mode</b>	<b>Peak Current (mA)</b> <b>Low Power Mode</b>
		100	75
		125	100
		250	125
		500	250

**Table 16.1. IPeak Inductor Current Limit Settings**

The peak inductor current is dependent on several factors including the dc load current and can be estimated using following equation:

$$
I_{PK} = \sqrt{\frac{2 I_{LOAD}(VDD/DC + - VBA T)}{efficiency \times inductance \times frequency}}
$$

efficiency = 0.80 inductance =  $0.68$  µH  $frequency = 2.4 MHz$ 



<span id="page-168-0"></span>.

### **16.2. High Power Applications**

The dc-dc converter is designed to provide the system with 65 mW of output power, however, it can safely provide up to 100 mW of output power without any risk of damage to the device. For high power applications, the system should be carefully designed to prevent unwanted VBAT and VDD/DC+ Supply Monitor resets, which are more likely to occur when the dc-dc converter output power exceeds 65mW. In addition, output power above 65 mW causes the dc-dc converter to have relaxed output regulation, high output ripple and more analog noise. At high output power, an inductor with low DC resistance should be chosen in order to minimize power loss and maximize efficiency.

The combination of high output power and low input voltage will result in very high peak and average inductor currents. If the power supply has a high internal resistance, the transient voltage on the VBAT terminal could drop below 0.9 V and trigger a VBAT Supply Monitor Reset, even if the open-circuit voltage is well above the 0.9 V threshold. While this problem is most often associated with operation from very small batteries or batteries that are near the end of their useful life, it can also occur when using bench power supplies that have a slow transient response; the supply's display may indicate a voltage above 0.9 V, but the minimum voltage on the VBAT pin may be lower. A similar problem can occur at the output of the dc-dc converter: using the default low current limit setting (125 mA) can trigger  $V_{DD}$  Supply Monitor resets if there is a high transient load current, particularly if the programmed output voltage is at or near 1.8 V.

### **16.3. Pulse Skipping Mode**

The dc-dc converter allows the user to set the minimum pulse width such that if the duty cycle needs to decrease below a certain width in order to maintain regulation, an entire "clock pulse" will be skipped.

Pulse skipping can provide substantial power savings, particularly at low values of load current. The converter will continue to maintain a minimum output voltage at its programmed value when pulse skipping is employed, though the output voltage ripple can be higher. Another consideration is that the dc-dc will operate with pulse-frequency modulation rather than pulse-width modulation, which makes the switching frequency spectrum less predictable; this could be an issue if the dc-dc converter is used to power a radio. [Figure](#page-51-0) 4.5 and [Figure](#page-52-0) 4.6 on [page](#page-51-0) 52 and [53](#page-52-0) show the effect of pulse skipping on power consumption.



### **16.4. Enabling the DC-DC Converter**

On power-on reset, the state of the DCEN pin is sampled to determine if the device will power up in onecell or two-cell mode. In two-cell mode, the dc-dc converter always remains disabled. In one-cell mode, the dc-dc converter remains disabled in Sleep Mode, and enabled in all other power modes. See [Section](#page-150-1) "14. [Power Management" on page](#page-150-1) 149 for complete details on available power modes.

The dc-dc converter is enabled (one-cell mode) in hardware by placing a 0.68 µH inductor between DCEN and VBAT. The dc-dc converter is disabled (two-cell mode) by shorting DCEN directly to GND. The DCEN pin should never be left floating. The device can only switch between one-cell and two-cell mode during a power-on reset. See Section "18. [Reset Sources" on page](#page-178-0) 177 for more information regarding reset behavior.

[Figure](#page-170-0) 16.2 shows the two dc-dc converter configuration options.



**Figure 16.2. DC-DC Converter Configuration Options**

<span id="page-170-0"></span>When the dc-dc converter "Enabled" configuration (one-cell mode) is chosen, the following guidelines apply:

- In most cases, the GND/DC– pin should not be externally connected to GND.
- The 0.68  $\mu$ H inductor should be placed as close as possible to the DCEN pin for maximum efficiency.
- The 4.7 µF capacitor should be placed as close as possible to the inductor.
- The current loop including GND, the 4.7 µF capacitor, the 0.68 µH inductor and the DCEN pin should be made as short as possible.
- The PCB traces connecting VDD/DC+ to the output capacitor and the output capacitor to GND/DC– should be as short and as thick as possible in order to minimize parasitic inductance.



### **16.5. Minimizing Power Supply Noise**

To minimize noise on the power supply lines, the GND and GND/DC- pins should be kept separate, as shown in [Figure](#page-170-0) 16.2; one or the other should be connected to the pc board ground plane. For applications in which the dc-dc converter is used only to power internal circuits, the GND pin is normally connected to the board ground.

The large decoupling capacitors in the input and output circuits ensure that each supply is relatively quiet with respect to its own ground. However, connecting a circuit element "diagonally" (e.g. connecting an external chip between VDD/DC+ and GND, or between VBAT and GND/DC-) can result in high supply noise across that circuit element. For applications in which the dc-dc converter is used to power external analog circuitry, it is recommended to connect the GND/DC– pin to the board ground and connect the battery's negative terminal to the GND pin only, which is not connected to board ground.

To accommodate situations in which ADC0 is sampling a signal that is referenced to one of the external grounds, we recommend using the Analog Ground Reference (P0.1/AGND) option described in [Section](#page-92-0) [5.12](#page-92-0). This option prevents any voltage differences between the internal chip ground and the external grounds from modulating the ADC input signal. If this option is enabled, the P0.1 pin should be tied to the ground reference of the external analog input signal. When using the ADC with the dc-dc converter, we also recommend enabling the SYNC bit in the DC0CN register to minimize interference.

These general guidelines provide the best performance in most applications, though some situations may benefit from experimentation to eliminate any residual noise issues. Examples might include tying the grounds together, using additional low-inductance decoupling caps in parallel with the recommended ones, investigating the effects of different dc-dc converter settings, etc.

### **16.6. Selecting the Optimum Switch Size**

The dc-dc converter has two built-in switches (the diode bypass switch and duty cycle control switch). To maximize efficiency, one of two switch sizes may be selected. The large switches are ideal for carrying high currents and the small switches are ideal for low current applications. The ideal switchover point to switch from the small switches to the large switches varies with the programmed output voltage. At an output voltage of 2 V, the ideal switchover point is at approximately 4 mA total output current. At an output voltage of 3 V, the ideal switchover point is at approximately 8 mA total output current.

### **16.7. DC-DC Converter Clocking Options**

The dc-dc converter may be clocked from its internal oscillator, or from any system clock source, selectable by the CLKSEL bit (DC0CF.0). The dc-dc converter internal oscillator frequency is approximately 2.4 MHz. For a more accurate clock source, the system clock, or a divided version of the system clock may be used as the dc-dc clock source. The dc-dc converter has a built in clock divider (configured using DC0CF[6:5]) which allows any system clock frequency over 1.6 MHz to generate a valid clock in the range of 1.6 to 3.2 MHz.

When the precision internal oscillator is selected as the system clock source, the OSCICL register may be used to fine tune the oscillator frequency and the dc-dc converter clock. The oscillator frequency should only be decreased since it is factory calibrated at its maximum frequency. The minimum frequency which can be reached by the oscillator after taking into account process variations is approximately 16 MHz. The system clock routed to the dc-dc converter clock divider also may be inverted by setting the CLKINV bit (DC0CF.3) to logic 1. These options can be used to minimize interference in noise sensitive applications.



### **16.8. DC-DC Converter Behavior in Sleep Mode**

When the C8051F91x-C8051F90x devices are placed in Sleep mode, the dc-dc converter is disabled, and the VDD/DC+ output is internally connected to VBAT by default. This behavior ensures that the GPIO pins are powered from a low-impedance source during sleep mode. If the GPIO pins are not used as inputs or outputs during sleep mode, then the VDD/DC+ output can be made to float during Sleep mode by setting the VDDSLP bit in the DC0CF register to 1.

Setting this bit can provide power savings in two ways. First, if the sleep interval is relatively short and the VDD/DC+ load current (include leakage currents) is negligible, then the capacitor on VDD/DC+ will maintain the output voltage near the programmed value, which means that the VDD/DC+ capacitor will not need to be recharged upon every wake up event. The second power advantage is that internal or external lowpower circuits that require more than 1.8 V can continue to function during Sleep mode without operating the dc-dc converter, powered by the energy stored in the 1 µF output decoupling capacitor. For example, the C8051F91x-C8051F90x comparators require about 0.4 µA when operating in their lowest power mode. If the dc-dc converter output were increased to 3.3 V just before putting the device into Sleep mode, then the comparator could be powered for more than 3 seconds before the output voltage dropped to 1.8 V. In this example, the overall energy consumption would be much lower than if the dc-dc converter were kept running to power the comparator.

If the load current on VDD/DC+ is high enough to discharge the VDD/DC+ capacitance to a voltage lower than VBAT during the sleep interval, an internal diode will prevent VDD/DC+ from dropping more than a few hundred millivolts below VBAT. There may be some additional leakage current from VBAT to ground when the VDD/DC+ level falls below VBAT, but this leakage current should be small compared to the current from VDD/DC+.

The amount of time that it takes for a device configured in one-cell mode to wake up from Sleep mode depends on a number of factors, including the dc-dc converter clock speed, the settings of the SWSEL, ILIMIT, and LPEN bits, the battery internal resistance, the load current, and the difference between the VBAT voltage level and the programmed output voltage. The wake up time can be as short as 2 µs, though it is more commonly in the range of 5 to 10 µs, and it can exceed 50 µs under extreme conditions.

See Section "14. [Power Management" on page](#page-150-1) 149 for more information about sleep mode.

### **16.9. Bypass Mode (C8051F912/02 only)**

During normal operation, if the dc-dc converter input voltage exceeds the programmed output voltage, the converter will stop switching and the Diode Bypass switch will remain in the "on" state. The output voltage will be equal to the input voltage minus any resistive loss in the switch and all of the converter's analog circuits will remain biased. The bypass feature automatically shuts off the dc-dc converter when the input voltage is greater than the programmed output voltage by 150 mV. In bypass, the Diode Bypass switch and dc-dc converter bias currents are disabled except for the voltage comparison circuitry  $($   $\sim$  3  $\mu$ A, depending on the configuration settings in the DC0MD register). If the input voltage drops within 50 mV of the programmed output value, then the dc-dc converter automatically starts operating in the normal state. There is 100 mV voltage hysteresis built in the bypass comparator to enhance stability.

The bypass mode increases system operating time in systems which have a minimum operating voltage higher than the battery end of life voltage. For instance, if an external chip requires a minimum supply voltage of 2.7 V and a lithium coin cell battery is used as power source (end-of-life voltage is approximately 2 V), then the C8051F912/902's dc-dc converter could be configured for an output voltage of 2.7 V with bypass mode enabled. The dc-dc converter would be bypassed when the battery was fresh, but as soon as the battery voltage dropped below 2.75 V, the dc-dc converter would turn on to ensure that the external chip was provided with a minimum of 2.7 V for the remainder of the battery life.



### **16.10. Low Power Mode (C8051F912/02 only)**

Setting the LPEN bit in the DC0CF register will enable a Low Power Mode for the dc-dc converter. In Low Power Mode, the bias currents are substantially reduced, which can lead to an efficiency improvement with light load currents (generally less than a few mA). The drawback to this mode is that the response time of the converter's analog blocks is increased; larger delay in the circuits controlling the Diode Bypass switch can lead to loss of efficiency at medium and high load currents due to reverse leakage in the switch. The Low power mode also reduces the peak inductor current limit as shown in [Table](#page-168-0) 16.1.

### **16.11. Passive Diode Mode (C8051F912/02 only)**

Setting the EXTDEN bit in DC0MD enables the Passive Diode Mode. In this mode, the control circuits for the Diode Bypass switch are disabled, which reduces the converter's quiescent operating current. An external Schottky diode may be connected between the DCEN (anode) and VDD/DC+ (cathode) pins. Under light load conditions, an external diode is typically not required. There are two situations in which this mode can prove beneficial. First is with very light load currents, where the efficiency is dominated by the converter's quiescent current. The converter will use an internal p-n junction diode to transfer current from the inductor to the output capacitor; although there is a larger voltage drop (and power loss) across a passive diode, the overall efficiency may be improved due to the reduction in quiescent current. The second situation is when output power is very high. In that case, efficiency can suffer because some reverse current can flow in the Diode Bypass switch before the control circuitry turns the switch off. Putting the device in Passive Diode Mode and optionally connecting an external Schottky diode between the DCEN and VDD/DC+ pins (parallel to the internal diode) may provide higher efficiency in some applications than using the internal Diode Bypass switch.



### **16.12. DC-DC Converter Register Descriptions**

The SFRs used to configure the dc-dc converter are described in the following register descriptions. The reset values for these registers can be used as-is in most systems; therefore, no software intervention or initialization is required.

### **SFR Definition 16.1. DC0CN: DC-DC Converter Control**

<b>Bit</b>		O			3			U
<b>Name</b>		<b>MINPW</b>	<b>SWSEL</b>	Reserved	<b>SYNC</b>	<b>VSEL</b>		
<b>Type</b>	R/W		R/W	R/W	R/W	R/W		
Reset	U							

SFR Page = 0x0; SFR Address = 0x97





## **SFR Definition 16.2. DC0CF: DC-DC Converter Configuration**





# **C8051F91x-C8051F90x**

### **SFR Definition 16.3. DC0MD: DC-DC Mode**



#### SFR Page = 0xF; SFR Address = 0x94



### **16.13. DC-DC Converter Specifications**

See Table [4.16 on page](#page-66-0) 67 for a detailed listing of dc-dc converter specifications.



## **17. Voltage Regulator (VREG0)**

C8051F91x-C8051F90x devices include an internal voltage regulator (VREG0) to regulate the internal core supply to 1.8 V from a VDD/DC+ supply of 1.8 to 3.6 V. Electrical characteristics for the on-chip regulator are specified in the Electrical Specifications chapter.

The REG0CN register allows the Precision Oscillator Bias to be disabled, reducing supply current in all non-Sleep power modes. This bias should only be disabled when the precision oscillator is not being used.

The internal regulator (VREG0) is disabled when the device enters Sleep Mode and remains enabled when the device enters Suspend Mode. See Section "14. [Power Management" on page](#page-150-1) 149 for complete details about low power modes.

### **SFR Definition 17.1. REG0CN: Voltage Regulator Control**



#### SFR Page = 0x0; SFR Address = 0xC9



### **17.1. Voltage Regulator Electrical Specifications**

See Table [4.15 on page](#page-65-0) 66 for detailed Voltage Regulator Electrical Specifications.



### <span id="page-178-0"></span>**18. Reset Sources**

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External Port pins are forced to a known state
- Interrupts and timers are disabled

All SFRs are reset to the predefined values noted in the SFR descriptions. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. Since the stack pointer SFR is reset, the stack is effectively lost, even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pullups are enabled during and after the reset. For power-on resets, the RST pin is high-impedance with the weak pull-up off until the device exits the reset state. For  $V_{DD}$  Monitor resets, the RST pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. Refer to Section "19. [Clocking Sources" on page](#page-186-0) 185 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source (Section "26.4. [Watchdog Timer Mode" on page](#page-309-0) 308 details the use of the Watchdog Timer). Program execution begins at location 0x0000.







### **18.1. Power-On (VBAT Supply Monitor) Reset**

During power-up, the device is held in a reset state and the RST pin is high-impedance with the weak pullup off until  $V_{BAT}$  settles above  $V_{POR}$ . An additional delay occurs before the device is released from reset; the delay decreases as the V<sub>BAT</sub> ramp time increases (V<sub>BAT</sub> ramp time is defined as how fast V<sub>BAT</sub> ramps from 0 V to  $V_{POR}$ ). [Figure](#page-180-0) 18.3 plots the power-on and  $V_{DD}$  monitor reset timing. For valid ramp times (less than 3 ms), the power-on reset delay (T<sub>PORDelay</sub>) is typically 3 ms (V<sub>BAT</sub> = 0.9 V), 7 ms (V<sub>BAT</sub> = 1.8 V), or 15 ms ( $V_{BAT} = 3.6 V$ ).

**Note:** The maximum V<sub>DD</sub> ramp time is 3 ms; slower ramp times may cause the device to be released from reset before  $V_{BAT}$  reaches the  $V_{POR}$  level.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. When PORSF is set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other resets). Since all resets cause program execution to begin at the same location (0x0000), software can read the PORSF flag to determine if a power-up was the cause of reset. The contents of internal data memory should be assumed to be undefined after a power-on reset.

On 'F912 and 'F902 devices, the VBAT supply monitor can be disabled to save power by writing '1' to the MONDIS (PMU0MD.5) bit. When the VBAT supply monitor is disabled, all reset sources will trigger a full POR and will re-enable the VBAT supply monitor.




# **18.2. Power-Fail (VDD/DC+ Supply Monitor) Reset**

C8051F91x-C8051F90x devices have a VDD/DC+ Supply Monitor that is enabled and selected as a reset source after each power-on or power-fail reset. When enabled and selected as a reset source, any power down transition or power irregularity that causes VDD/DC+ to drop below  $V_{RST}$  will cause the RST pin to be driven low and the CIP-51 will be held in a reset state (see [Figure](#page-180-0) 18.3). When VDD/DC+ returns to a level above  $V_{RST}$ , the CIP-51 will be released from the reset state.

After a power-fail reset, the PORSF flag reads 1, the contents of RAM invalid, and the VDD/DC+ supply monitor is enabled and selected as a reset source. The enable state of the VDD/DC+ supply monitor and its selection as a reset source is only altered by power-on and power-fail resets. For example, if the VDD/DC+ supply monitor is de-selected as a reset source and disabled by software, then a software reset is performed, the VDD/DC+ supply monitor will remain disabled and de-selected after the reset.

In battery-operated systems, the contents of RAM can be preserved near the end of the battery's usable life if the device is placed in Sleep Mode prior to a power-fail reset occurring. When the device is in Sleep Mode, the power-fail reset is automatically disabled and the contents of RAM are preserved as long as the VBAT supply does not fall below  $V_{POR}$ . A large capacitor can be used to hold the power supply voltage above  $V_{POR}$  while the user is replacing the battery. Upon waking from Sleep mode, the enable and reset source select state of the VDD/DC+ supply monitor are restored to the value last set by the user.

To allow software early notification that a power failure is about to occur, the VDDOK bit is cleared when the VDD/DC+ supply falls below the V<sub>WARN</sub> threshold. The VDDOK bit can be configured to generate an interrupt. See Section "12. [Interrupt Handler" on page](#page-128-0) 127 for more details.

**Important Note:** To protect the integrity of Flash contents, **the VDD/DC+ supply monitor must be enabled and selected as a reset source if software contains routines which erase or write Flash memory.** If the VDD/DC+ supply monitor is not enabled, any erase or write performed on Flash memory will cause a Flash Error device reset.



**Figure 18.3. Power-Fail Reset Timing Diagram**

<span id="page-180-0"></span>

#### **Important Notes:**

- The Power-on Reset (POR) delay is not incurred after a VDD/DC+ supply monitor reset. See [Section](#page-41-0)  "4. [Electrical Characteristics" on page](#page-41-0) 42 for complete electrical characteristics of the VDD/DC+ monitor.
- Software should take care not to inadvertently disable the  $V_{DD}$  Monitor as a reset source when writing to RSTSRC to enable other reset sources or to trigger a software reset. All writes to RSTSRC should explicitly set PORSF to 1 to keep the  $V_{DD}$  Monitor enabled as a reset source.
- The VDD/DC+ supply monitor must be enabled before selecting it as a reset source**.** Selecting the VDD/DC+ supply monitor as a reset source before it has stabilized may generate a system reset. In systems where this reset would be undesirable, a delay should be introduced between enabling the VDD/DC+ supply monitor and selecting it as a reset source. See Section "4. [Electrical Characteristics"](#page-41-0)  [on page](#page-41-0) 42 for minimum VDD/DC+ Supply Monitor turn-on time. **No delay should be introduced in systems where software contains routines that erase or write Flash memory.** The procedure for enabling the VDD/DC+ supply monitor and selecting it as a reset source is shown below:
	- 1. Enable the VDD/DC+ Supply Monitor (VDMEN bit in VDM0CN = 1).
	- 2. Wait for the VDD/DC+ Supply Monitor to stabilize (optional).
	- 3. Select the VDD/DC+ Supply Monitor as a reset source (PORSF bit in RSTSRC = 1).



# **SFR Definition 18.1. VDM0CN: VDD/DC+ Supply Monitor Control**



SFR Page = 0x0; SFR Address = 0xFF





# **18.3. External Reset**

The external RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the RST pin generates a reset; an external pullup and/or decoupling of the RST pin may be necessary to avoid erroneous noise-induced resets. See [Table](#page-58-0) 4.4 for complete RST pin specifications. The external reset remains functional even when the device is in the low power suspend and sleep modes. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

# **18.4. Missing Clock Detector Reset**

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than 100 µs, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read 1, signifying the MCD as the reset source; otherwise, this bit reads 0. Writing a 1 to the MCDRSF bit enables the Missing Clock Detector; writing a 0 disables it. The missing clock detector reset is automatically disabled when the device is in the low power suspend or sleep mode. Upon exit from either low power state, the enabled/disabled state of this reset source is restored to its previous value. The state of the RST pin is unaffected by this reset.

### **18.5. Comparator0 Reset**

Comparator0 can be configured as a reset source by writing a 1 to the C0RSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to C0RSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the noninverting input voltage (on CP0+) is less than the inverting input voltage (on CP0–), the device is put into the reset state. After a Comparator0 reset, the C0RSEF flag (RSTSRC.5) will read 1 signifying Comparator0 as the reset source; otherwise, this bit reads 0. The Comparator0 reset source remains functional even when the device is in the low power suspend and sleep states as long as Comparator0 is also enabled as a wake-up source. The state of the RST pin is unaffected by this reset.

# **18.6. PCA Watchdog Timer Reset**

The programmable Watchdog Timer (WDT) function of the Programmable Counter Array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "26.4. [Watchdog Timer Mode" on](#page-309-0)  [page](#page-309-0) 308; the WDT is enabled and clocked by SYSCLK / 12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to 1. The PCA Watchdog Timer reset source is automatically disabled when the device is in the low power suspend or sleep mode. Upon exit from either low power state, the enabled/disabled state of this reset source is restored to its previous value. The state of the  $\overline{\text{RST}}$  pin is unaffected by this reset.



# **18.7. Flash Error Reset**

If a Flash read/write/erase or program read targets an illegal address, a system reset is generated. This may occur due to any of the following:

- A Flash write or erase is attempted above user code space. This occurs when PSWE is set to 1 and a MOVX write operation targets an address above the Lock Byte address.
- A Flash read is attempted above user code space. This occurs when a MOVC operation targets an address above the Lock Byte address.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above the Lock Byte address.
- A Flash read, write or erase attempt is restricted due to a Flash security setting (see [Section](#page-142-0)  "13.3. [Security Options" on page](#page-142-0) 141).
- A Flash write or erase is attempted while the  $V_{DD}$  Monitor is disabled.

The FERROR bit (RSTSRC.6) is set following a Flash error reset. The state of the  $\overline{\text{RST}}$  pin is unaffected by this reset.

# **18.8. SmaRTClock (Real Time Clock) Reset**

The SmaRTClock can generate a system reset on two events: SmaRTClock Oscillator Fail or SmaRTClock Alarm. The SmaRTClock Oscillator Fail event occurs when the SmaRTClock Missing Clock Detector is enabled and the SmaRTClock clock is below approximately 20 kHz. A SmaRTClock alarm event occurs when the SmaRTClock Alarm is enabled and the SmaRTClock timer value matches the ALARMn registers. The SmaRTClock can be configured as a reset source by writing a 1 to the RTC0RE flag (RSTSRC.7). The SmaRTClock reset remains functional even when the device is in the low power Suspend or Sleep mode. The state of the RST pin is unaffected by this reset.

#### **18.9. Software Reset**

Software may force a reset by writing a 1 to the SWRSF bit (RSTSRC.4). The SWRSF bit will read 1 following a software forced reset. The state of the  $\overline{\text{RST}}$  pin is unaffected by this reset.



# **C8051F91x-C8051F90x**

## <span id="page-185-0"></span>**SFR Definition 18.2. RSTSRC: Reset Source**



SFR Page = 0x0; SFR Address = 0xEF.



**1.** It is safe to use read-modify-write operations (ORL, ANL, etc.) to enable or disable specific interrupt sources.

**2.** If PORSF read back 1, the value read from all other bits in this register are indeterminate.

**3.** Writing a 1 to PORSF before the VDD/DC+ Supply Monitor is stabilized may generate a system reset.



# <span id="page-186-1"></span>**19. Clocking Sources**

C8051F91x-C8051F90x devices include a programmable precision internal oscillator, an external oscillator drive circuit, a low power internal oscillator, and a SmaRTClock real time clock oscillator. The precision internal oscillator can be enabled/disabled and calibrated using the OSCICN and OSCICL registers, as shown in [Figure](#page-186-0) 19.1. The external oscillator can be configured using the OSCXCN register. The low power internal oscillator is automatically enabled and disabled when selected and deselected as a clock source. SmaRTClock operation is described in the SmaRTClock oscillator chapter.

The system clock (SYSCLK) can be derived from the precision internal oscillator, external oscillator, low power internal oscillator, or SmaRTClock oscillator. The global clock divider can generate a system clock that is 1, 2, 4, 8, 16, 32, 64, or 128 times slower that the selected input clock source. Oscillator electrical specifications can be found in the Electrical Specifications Chapter.



**Figure 19.1. Clocking Sources Block Diagram**

<span id="page-186-0"></span>The proper way of changing the system clock when both the clock source and the clock divide value are being changed is as follows:

If switching from a fast "undivided" clock to a slower "undivided" clock:

- a. Change the clock divide value.
- b. Poll for CLKRDY > 1.
- c. Change the clock source.
- If switching from a slow "undivided" clock to a faster "undivided" clock:
- a. Change the clock source.
- b. Change the clock divide value.
- c. Poll for CLKRDY > 1.



# **19.1. Programmable Precision Internal Oscillator**

All C8051F91x-C8051F90x devices include a programmable precision internal oscillator that may be selected as the system clock. OSCICL is factory calibrated to obtain a 24.5 MHz frequency. See [Section](#page-41-0) "4. [Electrical Characteristics" on page](#page-41-0) 42 for complete oscillator specifications.

The precision oscillator supports a spread spectrum mode which modulates the output frequency in order to reduce the EMI generated by the system. When enabled ( $SSE = 1$ ), the oscillator output frequency is modulated by a stepped triangle wave whose frequency is equal to the oscillator frequency divided by 384 (63.8 kHz using the factory calibration). The deviation from the nominal oscillator frequency is +0%, –1.6%, and the step size is typically 0.26% of the nominal frequency. When using this mode, the typical average oscillator frequency is lowered from 24.5 MHz to 24.3 MHz.

# **19.2. Low Power Internal Oscillator**

All C8051F91x-C8051F90x devices include a low power internal oscillator that defaults as the system clock after a system reset. The low power internal oscillator frequency is 20 MHz  $\pm$  10% and is automatically enabled when selected as the system clock and disabled when not in use. See [Section "4.](#page-41-0) Electrical [Characteristics" on page](#page-41-0) 42 for complete oscillator specifications.

# **19.3. External Oscillator Drive Circuit**

All C8051F91x-C8051F90x devices include an external oscillator circuit that may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. [Figure](#page-186-0) 19.1 shows a block diagram of the four external oscillator options. The external oscillator is enabled and configured using the OSCXCN register.

The external oscillator output may be selected as the system clock or used to clock some of the digital peripherals (e.g. Timers, PCA, etc.). See the data sheet chapters for each digital peripheral for details. See Section "4. [Electrical Characteristics" on page](#page-41-0) 42 for complete oscillator specifications.

#### **19.3.1. External Crystal Mode**

If a crystal or ceramic resonator is used as the external oscillator, the crystal/resonator and a 10 MΩ resistor must be wired across the XTAL1 and XTAL2 pins as shown in [Figure](#page-186-0) 19.1, Option 1. Appropriate loading capacitors should be added to XTAL1 and XTAL2, and both pins should be configured for analog I/O with the digital output drivers disabled.

[Figure](#page-188-0) 19.2 shows the external oscillator circuit for a 20 MHz quartz crystal with a manufacturer recommended load capacitance of 12.5 pF. Loading capacitors are "in series" as seen by the crystal and "in parallel" with the stray capacitance of the XTAL1 and XTAL2 pins. The total value of the each loading capacitor and the stray capacitance of each XTAL pin should equal 12.5 pF  $\times$  2 = 25 pF. With a stray capacitance of 10 pF per pin, the 15 pF capacitors yield an equivalent series capacitance of 12.5 pF across the crystal.

**Note:** The recommended load capacitance depends upon the crystal and the manufacturer. Please refer to the crystal data sheet when completing these calculations.





**Figure 19.2. 25 MHz External Crystal Example**

<span id="page-188-0"></span>**Important Note on External Crystals:** Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.

When using an external crystal, the external oscillator drive circuit must be configured by software for *Crystal Oscillator Mode* or *Crystal Oscillator Mode with divide by 2 stage*. The divide by 2 stage ensures that the clock derived from the external oscillator has a duty cycle of 50%. The External Oscillator Frequency Control value (XFCN) must also be specified based on the crystal frequency. The selection should be based on [Table](#page-188-1) 19.1. For example, a 25 MHz crystal requires an XFCN setting of 111b.

<span id="page-188-1"></span>

<b>XFCN</b>	<b>Crystal Frequency</b>	<b>Bias Current</b>	<b>Typical Supply Current</b> $(VDD = 2.4 V)$
000	$f < 20$ kHz	$0.5 \mu A$	$3.0 \mu A$ , f = 32.768 kHz
001	20 kHz $<$ f $<$ 58 kHz	$1.5 \mu A$	4.8 $\mu$ A, f = 32.768 kHz
010	58 kHz $<$ f $\leq$ 155 kHz	$4.8 \mu A$	9.6 $\mu$ A, f = 32.768 kHz
011	155 kHz $<$ f $<$ 415 kHz	$14 \mu A$	28 $\mu$ A, f = 400 kHz
100	415 kHz $<$ f $<$ 1.1 MHz	$40 \mu A$	71 $\mu$ A, f = 400 kHz
101	1.1 MHz $<$ f $<$ 3.1 MHz	$120 \mu A$	193 $\mu$ A, f = 400 kHz
110	3.1 MHz < $f$ < 8.2 MHz	550 µA	940 $\mu$ A, f = 8 MHz
111	8.2 MHz $<$ f $<$ 25 MHz	$2.6 \text{ mA}$	3.9 mA, $f = 25$ MHz

**Table 19.1. Recommended XFCN Settings for Crystal Mode**

When the crystal oscillator is first enabled, the external oscillator valid detector allows software to determine when the external system clock has stabilized. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure for starting the crystal is as follows:

- 1. Configure XTAL1 and XTAL2 for analog I/O and disable the digital output drivers.
- 2. Configure and enable the external oscillator.
- 3. Poll for XTLVLD => 1.
- 4. Switch the system clock to the external oscillator.



#### **19.3.2. External RC Mode**

If an RC network is used as the external oscillator, the circuit should be configured as shown in [Figure](#page-186-0) 19.1, Option 2. The RC network should be added to XTAL2, and XTAL2 should be configured for analog I/O with the digital output drivers disabled. XTAL1 is not affected in RC mode.

The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. The resistor should be no smaller than 10 kΩ. The oscillation frequency can be determined by the following equation:

 $f = \frac{1.23 \times 10^3}{R \times C}$ 

where

f = frequency of clock in MHzR = pull-up resistor value in  $k\Omega$  $V_{DD}$  = power supply voltage in VoltsC = capacitor value on the XTAL2 pin in pF

To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. For example, if the frequency desired is 100 kHz, let R = 246 k $\Omega$  and C = 50 pF:

$$
f = \frac{1.23 \times 10^3}{R \times C} = \frac{1.23 \times 10^3}{246 \times 50} = 100 \text{ kHz}
$$

where

f = frequency of clock in MHz  $R = \text{pull-up resistor value in k}\Omega$  $V_{DD}$  = power supply voltage in Volts  $C =$  capacitor value on the XTAL2 pin in pF

Referencing [Table](#page-189-0) 19.2, the recommended XFCN setting is 010.

<span id="page-189-0"></span>

<b>XFCN</b>	Approximate <b>Frequency Range (RC</b> and C Mode)	K Factor (C Mode)	<b>Typical Supply Current/ Actual</b> <b>Measured Frequency</b> $(C$ Mode, $VDD = 2.4 V$
000	$f \leq 25$ kHz	K Factor = $0.87$	$3.0 \mu A$ , f = 11 kHz, C = 33 pF
001	25 kHz $<$ f $<$ 50 kHz	K Factor = $2.6$	5.5 $\mu$ A, f = 33 kHz, C = 33 pF
010	50 kHz $<$ f $\leq$ 100 kHz	K Factor = $7.7$	13 $\mu$ A, f = 98 kHz, C = 33 pF
011	100 kHz $<$ f $\leq$ 200 kHz	K Factor = $22$	$32 \mu A$ , f = 270 kHz, C = 33 pF
100	200 kHz $<$ f $\leq$ 400 kHz	K Factor = $65$	82 $\mu$ A, f = 310 kHz, C = 46 pF
101	400 kHz $<$ f $\leq$ 800 kHz	K Factor = $180$	242 $\mu$ A, f = 890 kHz, C = 46 pF
110	800 kHz $<$ f $\leq$ 1.6 MHz	K Factor = $664$	1.0 mA, $f = 2.0$ MHz, $C = 46$ pF
111	1.6 MHz $<$ f $\leq$ 3.2 MHz	K Factor = $1590$	4.6 mA, $f = 6.8$ MHz, $C = 46$ pF

**Table 19.2. Recommended XFCN Settings for RC and C modes**



When the RC oscillator is first enabled, the external oscillator valid detector allows software to determine when oscillation has stabilized. The recommended procedure for starting the RC oscillator is as follows:

- 1. Configure XTAL2 for analog I/O and disable the digital output drivers.
- 2. Configure and enable the external oscillator.
- 3. Poll for XTLVLD => 1.
- 4. Switch the system clock to the external oscillator.

#### **19.3.3. External Capacitor Mode**

If a capacitor is used as the external oscillator, the circuit should be configured as shown in [Figure](#page-186-0) 19.1, Option 3. The capacitor should be added to XTAL2, and XTAL2 should be configured for analog I/O with the digital output drivers disabled. XTAL1 is not affected in RC mode.

The capacitor should be no greater than 100 pF; however, for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. The oscillation frequency and the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register can be determined by the following equation:

$$
f = \frac{\text{KF}}{\text{C} \times \text{V}_{\text{DD}}}
$$

where

f = frequency of clock in MHzR = pull-up resistor value in  $k\Omega$  $V_{DD}$  = power supply voltage in VoltsC = capacitor value on the XTAL2 pin in pF

Below is an example of selecting the capacitor and finding the frequency of oscillation Assume  $V_{DD} = 3.0 V$ and  $f = 150$  kHz:

$$
f = \frac{\text{KF}}{\text{C} \times \text{V}_{\text{DD}}}
$$

$$
0.150 \text{ MHz} = \frac{\text{KF}}{\text{C} \times 3.0}
$$

Since a frequency of roughly 150 kHz is desired, select the K Factor from [Table](#page-189-0) 19.2 as KF = 22:

$$
0.150 \text{ MHz} = \frac{22}{\text{C} \times 3.0 \text{ V}}
$$

$$
C = \frac{22}{0.150 \text{ MHz} \times 3.0 \text{ V}}
$$

 $C = 48.8 \text{ pF}$ 

Therefore, the XFCN value to use in this example is 011 and C is approximately 50 pF. The recommended startup procedure for C mode is the same as RC mode.

#### **19.3.4. External CMOS Clock Mode**

If an external CMOS clock is used as the external oscillator, the clock should be directly routed into XTAL2. The XTAL2 pin should be configured as a digital input. XTAL1 is not used in external CMOS clock mode.

The external oscillator valid detector will always return zero when the external oscillator is configured to External CMOS Clock mode.



# **19.4. Special Function Registers for Selecting and Configuring the System Clock**

The clocking sources on C8051F91x-C8051F90x devices are enabled and configured using the OSCICN, OSCICL, OSCXCN and the SmaRTClock internal registers. See Section "20. [SmaRTClock \(Real Time](#page-194-0)  [Clock\)" on page](#page-194-0) 193 for SmaRTClock register descriptions. The system clock source for the MCU can be selected using the CLKSEL register. To minimize active mode current, the oneshot timer which sets Flash read time should by bypassed when the system clock is greater than 10 MHz. See the FLSCL register description for details.

The clock selected as the system clock can be divided by 1, 2, 4, 8, 16, 32, 64, or 128. When switching between two clock divide values, the transition may take up to 128 cycles of the undivided clock source. The CLKRDY flag can be polled to determine when the new clock divide value has been applied. The clock divider must be set to "divide by 1" when entering Suspend or Sleep Mode.

The system clock source may also be switched on-the-fly. The switchover takes effect after one clock period of the slower oscillator.



# **SFR Definition 19.1. CLKSEL: Clock Select**

SFR Page = All Pages; SFR Address = 0xA9





# **SFR Definition 19.2. OSCICN: Internal Oscillator Control**



SFR Page = 0x0; SFR Address = 0xB2



**Note:** Read-modify-write operations such as ORL and ANL must be used to set or clear the enable bit of this register.

# **SFR Definition 19.3. OSCICL: Internal Oscillator Calibration**



SFR Page = 0x0; SFR Address = 0xB3





# **C8051F91x-C8051F90x**

# **SFR Definition 19.4. OSCXCN: External Oscillator Control**



SFR Page = 0x0; SFR Address = 0xB1





# <span id="page-194-0"></span>**20. SmaRTClock (Real Time Clock)**

C8051F91x-C8051F90x devices include an ultra low power 32-bit SmaRTClock Peripheral (Real Time Clock) with alarm. The SmaRTClock has a dedicated 32 kHz oscillator that can be configured for use with or without a crystal. No external resistor or loading capacitors are required. The on-chip loading capacitors are programmable to 16 discrete levels allowing compatibility with a wide range of crystals. The SmaRTClock can operate directly from a 0.9–3.6 V battery voltage and remains operational even when the device goes into its lowest power down mode. On 'F912 and 'F902 devices, the SmaRTClock output can be buffered and routed to a GPIO pin to provide an accurate, low frequency clock to other devices while the MCU is in its lowest power down mode [\(see "PMU0MD: Power Management Unit Mode" on page](#page-157-0) 156 for more details). 'F912 and 'F902 devices also support an ultra low power internal LFO that reduces sleep mode current.

The SmaRTClock allows a maximum of 36 hour 32-bit independent time-keeping when used with a 32.768 kHz Watch Crystal. The SmaRTClock provides an Alarm and Missing SmaRTClock events, which could be used as reset or wakeup sources. See Section "18. [Reset Sources" on page](#page-178-0) 177 and [Section](#page-150-0) "14. [Power Management" on page](#page-150-0) 149 for details on reset sources and low power mode wake-up sources, respectively.



**Figure 20.1. SmaRTClock Block Diagram**



# **20.1. SmaRTClock Interface**

The SmaRTClock Interface consists of three registers: RTC0KEY, RTC0ADR, and RTC0DAT. These interface registers are located on the CIP-51's SFR map and provide access to the SmaRTClock internal registers listed in [Table](#page-195-0) 20.1. The SmaRTClock internal registers can only be accessed indirectly through the SmaRTClock Interface.

<b>SmaRTClock</b> <b>Address</b>	<b>SmaRTClock</b> <b>Register</b>	<b>Register Name</b>	<b>Description</b>
$0x00 - 0x03$	<b>CAPTURE</b> n	<b>SmaRTClock Capture</b> Registers	Four Registers used for setting the 32-bit SmaRTClock timer or reading its current value.
0x04	<b>RTCOCN</b>	<b>SmaRTClock Control</b> Register	Controls the operation of the SmaRTClock State Machine.
0x05	<b>RTC0XCN</b>	SmaRTClock Oscillator <b>Control Register</b>	Controls the operation of the SmaRTClock Oscillator. Note: Some bits in this register are only available on 'F912 and 'F902 devices.
0x06	RTC0XCF	<b>SmaRTClock Oscillator</b> <b>Configuration Register</b>	Controls the value of the progammable oscillator load capacitance and enables/disables AutoStep.
0x07	<b>RTCOPIN</b>	SmaRTClock Pin <b>Configuration Register</b>	Forces XTAL3 and XTAL4 to be internally shorted. Note: This register also contains other reserved bits which should not be modified.
$0x08 - 0x0B$	<b>ALARMn</b>	SmaRTClock Alarm Registers	Four registers used for setting or reading the 32-bit SmaRTClock alarm value.

<span id="page-195-0"></span>**Table 20.1. SmaRTClock Internal Registers**

# **20.1.1. SmaRTClock Lock and Key Functions**

The SmaRTClock Interface is protected with a lock and key function. The SmaRTClock Lock and Key Register (RTC0KEY) must be written with the correct key codes, in sequence, before writes and reads to RTC0ADR and RTC0DAT may be performed. The key codes are: 0xA5, 0xF1. There are no timing restrictions, but the key codes must be written in order. If the key codes are written out of order, the wrong codes are written, or an indirect register read or write is attempted while the interface is locked, the SmaRTClock interface will be disabled, and the RTC0ADR and RTC0DAT registers will become inaccessible until the next system reset. Once the SmaRTClock interface is unlocked, software may perform any number of accesses to the SmaRTClock registers until the interface is re-locked or the device is reset. Any write to RTC0KEY while the SmaRTClock interface is unlocked will re-lock the interface.

Reading the RTC0KEY register at any time will provide the SmaRTClock Interface status and will not interfere with the sequence that is being written. The RTC0KEY register description in [SFR Definition 20.1](#page-198-0)  lists the definition of each status code.



#### **20.1.2. Using RTC0ADR and RTC0DAT to Access SmaRTClock Internal Registers**

The SmaRTClock internal registers can be read and written using RTC0ADR and RTC0DAT. The RTC0ADR register selects the SmaRTClock internal register that will be targeted by subsequent reads or writes. Recommended instruction timing is provided in this section. If the recommended instruction timing is not followed, then BUSY (RTC0ADR.7) should be checked prior to each read or write operation to make sure the SmaRTClock Interface is not busy performing the previous read or write operation. A SmaRTClock Write operation is initiated by writing to the RTC0DAT register. Below is an example of writing to a SmaRTClock internal register.

- 1. Poll BUSY (RTC0ADR.7) until it returns 0 or follow recommended instruction timing.
- 2. Write 0x05 to RTC0ADR. This selects the internal RTC0CN register at SmaRTClock Address 0x05.
- 3. Write 0x00 to RTC0DAT. This operation writes 0x00 to the internal RTC0CN register.

A SmaRTClock Read operation is initiated by setting the SmaRTClock Interface Busy bit. This transfers the contents of the internal register selected by RTC0ADR to RTC0DAT. The transferred data will remain in RTC0DAT until the next read or write operation. Below is an example of reading a SmaRTClock internal register.

- 1. Poll BUSY (RTC0ADR.7) until it returns 0 or follow recommended instruction timing.
- 2. Write 0x05 to RTC0ADR. This selects the internal RTC0CN register at SmaRTClock Address 0x05.
- 3. Write 1 to BUSY. This initiates the transfer of data from RTC0CN to RTC0DAT.
- 4. Poll BUSY (RTC0ADR.7) until it returns 0 or follow recommend instruction timing.
- 5. Read data from RTC0DAT. This data is a copy of the RTC0CN register.

**Note:** The RTC0ADR and RTC0DAT registers will retain their state upon a device reset.

#### **20.1.3. RTC0ADR Short Strobe Feature**

Reads and writes to indirect SmaRTClock registers normally take 7 system clock cycles. To minimize the indirect register access time, the Short Strobe feature decreases the read and write access time to 6 system clocks. The Short Strobe feature is automatically enabled on reset and can be manually enabled/disabled using the SHORT (RTC0ADR.4) control bit.

Recommended Instruction Timing for a single register read with short strobe enabled:

mov RTC0ADR, #095h nop nop nop mov A, RTC0DAT

Recommended Instruction Timing for a single register write with short strobe enabled:

mov RTC0ADR, #095h mov RTC0DAT, #000h nop

#### **20.1.4. SmaRTClock Interface Autoread Feature**

When Autoread is enabled, each read from RTC0DAT initiates the next indirect read operation on the SmaRTClock internal register selected by RTC0ADR. Software should set the BUSY bit once at the beginning of each series of consecutive reads. Software should follow recommended instruction timing or check if the SmaRTClock Interface is busy prior to reading RTC0DAT. Autoread is enabled by setting AUTORD (RTC0ADR.6) to logic 1.



#### **20.1.5. RTC0ADR Autoincrement Feature**

For ease of reading and writing the 32-bit CAPTURE and ALARM values, RTC0ADR automatically increments after each read or write to a CAPTUREn or ALARMn register. This speeds up the process of setting an alarm or reading the current SmaRTClock timer value. Autoincrement is always enabled.

Recommended Instruction Timing for a multi-byte register read with short strobe and auto read enabled:

mov RTC0ADR, #0d0h nop nop nop mov A, RTC0DAT nop nop mov A, RTC0DAT nop nop mov A, RTC0DAT nop nop mov A, RTC0DAT

Recommended Instruction Timing for a multi-byte register write with short strobe enabled:

mov RTC0ADR, #010h mov RTC0DAT, #05h nop mov RTC0DAT, #06h nop mov RTC0DAT, #07h nop mov RTC0DAT, #08h nop



# <span id="page-198-0"></span>**SFR Definition 20.1. RTC0KEY: SmaRTClock Lock and Key**



SFR Page = 0x0; SFR Address = 0xAE





# **C8051F91x-C8051F90x**

# **SFR Definition 20.2. RTC0ADR: SmaRTClock Address**



# SFR Page = 0x0; SFR Address = 0xAC



# **SFR Definition 20.3. RTC0DAT: SmaRTClock Data**



# SFR Page= 0x0; SFR Address = 0xAD





# **20.2. SmaRTClock Clocking Sources**

The SmaRTClock peripheral is clocked from its own timebase, independent of the system clock. The SmaRTClock timebase can be derived from an external CMOS clock, the internal LFO ('F912 and 'F902 devices only), or the SmaRTClock oscillator circuit, which has two modes of operation: Crystal Mode, and Self-Oscillate Mode. The oscillation frequency is 32.768 kHz in Crystal Mode and can be programmed in the range of 10 kHz to 40 kHz in Self-Oscillate Mode. The internal LFO frequency is 16.4 kHz ±20%. The frequency of the SmaRTClock oscillator can be measured with respect to another oscillator using an onchip timer. See Section "25. [Timers" on page](#page-275-0) 274 for more information on how this can be accomplished.

**Note:** The SmaRTClock timebase can be selected as the system clock and routed to a port pin. See [Section](#page-186-1)  "19. [Clocking Sources" on page](#page-186-1) 185 for information on selecting the system clock source and [Section "21.](#page-211-0) Port [Input/Output" on page](#page-211-0) 210 for information on how to route the system clock to a port pin. On 'F912 and 'F902 devices, the SmaRTClock timebase can be routed to a port pin while the device is in its ultra low power sleep mode. See the PMU0MD register description for details.

#### **20.2.1. Using the SmaRTClock Oscillator with a Crystal or External CMOS Clock**

When using Crystal Mode, a 32.768 kHz crystal should be connected between XTAL3 and XTAL4. No other external components are required. The following steps show how to start the SmaRTClock crystal oscillator in software:

- 1. Set SmaRTClock to Crystal Mode (XMODE = 1).
- 2. Disable Automatic Gain Control (AGCEN) and enable Bias Doubling (BIASX2) for fast crystal startup.
- 3. Set the desired loading capacitance (RTC0XCF).
- 4. Enable power to the SmaRTClock oscillator circuit (RTC0EN = 1).
- 5. Wait 20 ms.
- 6. Poll the SmaRTClock Clock Valid Bit (CLKVLD) until the crystal oscillator stabilizes.
- 7. Poll the SmaRTClock Load Capacitance Ready Bit (LOADRDY) until the load capacitance reaches its programmed value.
- 8. Enable Automatic Gain Control (AGCEN) and disable Bias Doubling (BIASX2) for maximum power savings.
- 9. Enable the SmaRTClock missing clock detector.
- 10. Wait 2 ms.
- 11. Clear the PMU0CF wake-up source flags.

In Crystal Mode, the SmaRTClock oscillator may be driven by an external CMOS clock. The CMOS clock should be applied to XTAL3. XTAL4 should be left floating. The input low voltage (VIL) and input high voltage (VIH) for XTAL3 when used with an external CMOS clock are 0.1 and 0.8 V, respectively. The SmaRTClock oscillator should be configured to its lowest bias setting with AGC disabled. The CLKVLD bit is indeterminate when using a CMOS clock, however, the OSCFAIL bit may be checked 2 ms after SmaRTClock oscillator is powered on to ensure that there is a valid clock on XTAL3.



### **20.2.2. Using the SmaRTClock Oscillator in Self-Oscillate Mode**

When using Self-Oscillate Mode, the XTAL3 and XTAL4 pins should be shorted together. The RTC0PIN register can be used to internally short XTAL3 and XTAL4. The following steps show how to configure SmaRTClock for use in Self-Oscillate Mode:

- 1. Set SmaRTClock to Self-Oscillate Mode (XMODE = 0).
- 2. Set the desired oscillation frequency: For oscillation at about 20 kHz, set BIASX2 =  $0$ . For oscillation at about 40 kHz, set BIASX2 = 1.
- 3. The oscillator starts oscillating instantaneously.
- 4. Fine tune the oscillation frequency by adjusting the load capacitance (RTC0XCF).

#### **20.2.3. Using the Low Frequency Oscillator (LFO)**

The low frequency oscillator provides an ultra low power, on-chip clock source to the SmaRTClock. The typical frequency of oscillation is 16.4 kHz ±20%. No external components are required to use the LFO and the XTAL3 and XTAL4 pins do not need to be shorted together. The LFO is only available on 'F912 and 'F902 devices.

The following steps show how to configure SmaRTClock for use with the LFO:

- 1. Enable and select the Low Frequency Oscillator (LFOEN = 1).
- 2. The LFO starts oscillating instantaneously.

When the LFO is enabled, the SmaRTClock oscillator increments bit 1 of the 32-bit timer (instead of bit 0). This effectively multiplies the LFO frequency by 2, making the RTC timebase behave as if a 32.768 kHz crystal is connected at the output.



#### **20.2.4. Programmable Load Capacitance**

The programmable load capacitance has 16 values to support crystal oscillators with a wide range of recommended load capacitance. If Automatic Load Capacitance Stepping is enabled, the crystal load capacitors start at the smallest setting to allow a fast startup time, then slowly increase the capacitance until the final programmed value is reached. The final programmed loading capacitor value is specified using the LOADCAP bits in the RTC0XCF register. The LOADCAP setting specifies the amount of on-chip load capacitance and does not include any stray PCB capacitance. Once the final programmed loading capacitor value is reached, the LOADRDY flag will be set by hardware to logic 1.

When using the SmaRTClock oscillator in Self-Oscillate mode, the programmable load capacitance can be used to fine tune the oscillation frequency. In most cases, increasing the load capacitor value will result in a decrease in oscillation frequency.[Table](#page-202-0) 20.2 shows the crystal load capacitance for various settings of LOADCAP.

<span id="page-202-0"></span>

<b>LOADCAP</b>	<b>Crystal Load Capacitance</b>	<b>Equivalent Capacitance seen on</b> <b>XTAL3 and XTAL4</b>
0000	4.0 pF	8.0 pF
0001	4.5 pF	9.0 pF
0010	5.0 pF	10.0 pF
0011	5.5 pF	11.0 pF
0100	$6.0$ pF	12.0 pF
0101	$6.5$ pF	13.0 pF
0110	7.0 pF	14.0 pF
0111	7.5 pF	15.0 pF
1000	8.0 pF	16.0 pF
1001	8.5 pF	17.0 pF
1010	9.0 pF	18.0 pF
1011	9.5 pF	19.0 pF
1100	10.5 pF	21.0 pF
1101	11.5 pF	23.0 pF
1110	12.5 pF	25.0 pF
1111	13.5 pF	27.0 pF

**Table 20.2. SmaRTClock Load Capacitance Settings**



## **20.2.5. Automatic Gain Control (Crystal Mode Only) and SmaRTClock Bias Doubling**

Automatic Gain Control allows the SmaRTClock oscillator to trim the oscillation amplitude of a crystal in order to achieve the lowest possible power consumption. Automatic Gain Control automatically detects when the oscillation amplitude has reached a point where it safe to reduce the drive current, therefore, it may be enabled during crystal startup. It is recommended to enable Automatic Gain Control in most systems which use the SmaRTClock oscillator in Crystal Mode. The following are recommended crystal specifications and operating conditions when Automatic Gain Control is enabled:

- $ESR < 50 k\Omega$
- Load Capacitance < 10 pF
- Supply Voltage < 3.0 V
- Temperature  $> -20$  °C

When using Automatic Gain Control, it is recommended to perform an oscillation robustness test to ensure that the chosen crystal will oscillate under the worst case condition to which the system will be exposed. The worst case condition that should result in the least robust oscillation is at the following system conditions: lowest temperature, highest supply voltage, highest ESR, highest load capacitance, and lowest bias current (AGC enabled, Bias Double Disabled).

To perform the oscillation robustness test, the SmaRTClock oscillator should be enabled and selected as the system clock source. Next, the SYSCLK signal should be routed to a port pin configured as a push-pull digital output. The positive duty cycle of the output clock can be used as an indicator of oscillation robustness. As shown in [Figure](#page-203-0) 20.2, duty cycles less than 55% indicate a robust oscillation. As the duty cycle approaches 60%, oscillation becomes less reliable and the risk of clock failure increases. Increasing the bias current (by disabling AGC) will always improve oscillation robustness and will reduce the output clock's duty cycle. This test should be performed at the worst case system conditions, as results at very low temperatures or high supply voltage will vary from results taken at room temperature or low supply voltage.





<span id="page-203-0"></span>As an alternative to performing the oscillation robustness test, Automatic Gain Control may be disabled at the cost of increased power consumption (approximately 200 nA). Disabling Automatic Gain Control will provide the crystal oscillator with higher immunity against external factors which may lead to clock failure. Automatic Gain Control must be disabled if using the SmaRTClock oscillator in self-oscillate mode.

[Table](#page-204-0) 20.3 shows a summary of the oscillator bias settings. The SmaRTClock Bias Doubling feature allows the self-oscillation frequency to be increased (almost doubled) and allows a higher crystal drive strength in crystal mode. High crystal drive strength is recommended when the crystal is exposed to poor environmental conditions such as excessive moisture. SmaRTClock Bias Doubling is enabled by setting BIASX2 (RTC0XCN.5) to 1.





# **Table 20.3. SmaRTClock Bias Settings**



<span id="page-204-0"></span>.

#### **20.2.6. Missing SmaRTClock Detector**

The missing SmaRTClock detector is a one-shot circuit enabled by setting MCLKEN (RTC0CN.6) to 1. When the SmaRTClock Missing Clock Detector is enabled, OSCFAIL (RTC0CN.5) is set by hardware if SmaRTClock oscillator remains high or low for more than 100 µs.

A SmaRTClock Missing Clock detector timeout can trigger an interrupt, wake the device from a low power mode, or reset the device. See Section "12. [Interrupt Handler" on page](#page-128-0) 127, [Section "14.](#page-150-0) Power [Management" on page](#page-150-0) 149, and Section "18. [Reset Sources" on page](#page-178-0) 177 for more information.

**Note:** The SmaRTClock Missing Clock Detector should be disabled when making changes to the oscillator settings in RTC0XCN.

#### **20.2.7. SmaRTClock Oscillator Crystal Valid Detector**

The SmaRTClock oscillator crystal valid detector is an oscillation amplitude detector circuit used during crystal startup to determine when oscillation has started and is nearly stable. The output of this detector can be read from the CLKVLD bit (RTX0XCN.4).

#### **Notes:**

- The CLKVLD bit has a blanking interval of 2 ms. During the first 2 ms after turning on the crystal oscillator, the output of CLKVLD is not valid.
- This SmaRTClock crystal valid detector (CLKVLD) is not intended for detecting an oscillator failure. The missing SmaRTClock detector (CLKFAIL) should be used for this purpose.

### **20.3. SmaRTClock Timer and Alarm Function**

The SmaRTClock timer is a 32-bit counter that, when running  $(RTC0TR = 1)$ , is incremented every SmaRTClock oscillator cycle. The timer has an alarm function that can be set to generate an interrupt, wake the device from a low power mode, or reset the device at a specific time. See [Section "12.](#page-128-0) Interrupt [Handler" on page](#page-128-0) 127, Section "14. [Power Management" on page](#page-150-0) 149, and Section "18. [Reset Sources"](#page-178-0) [on page](#page-178-0) 177 for more information.

The SmaRTClock timer includes an Auto Reset feature, which automatically resets the timer to zero one SmaRTClock cycle after the alarm signal is deasserted. When using Auto Reset, the Alarm match value should always be set to 2 counts less than the desired match value. When using the LFO in combination with Auto Reset, the right-justified Alarm match value should be set to 4 counts less than the desired match value. Auto Reset can be enabled by writing a 1 to ALRM (RTC0CN.2).

#### **20.3.1. Setting and Reading the SmaRTClock Timer Value**

The 32-bit SmaRTClock timer can be set or read using the six CAPTUREn internal registers. Note that the timer does not need to be stopped before reading or setting its value. The following steps can be used to set the timer value:

- 1. Write the desired 32-bit set value to the CAPTUREn registers.
- 2. Write 1 to RTC0SET. This will transfer the contents of the CAPTUREn registers to the SmaRT-Clock timer.
- 3. Operation is complete when RTC0SET is cleared to 0 by hardware.

The following steps can be used to read the current timer value:

- 1. Write 1 to RTC0CAP. This will transfer the contents of the timer to the CAPTUREn registers.
- 2. Poll RTC0CAP until it is cleared to 0 by hardware.
- 3. A snapshot of the timer value can be read from the CAPTUREn registers



#### **20.3.2. Setting a SmaRTClock Alarm**

The SmaRTClock alarm function compares the 32-bit value of SmaRTClock Timer to the value of the ALARMn registers. An alarm event is triggered if the SmaRTClock timer is **equal to** the ALARMn registers. If Auto Reset is enabled, the 32-bit timer will be cleared to zero one SmaRTClock cycle after the alarm event.

The SmaRTClock alarm event can be configured to reset the MCU, wake it up from a low power mode, or generate an interrupt. See Section "12. [Interrupt Handler" on page](#page-128-0) 127, Section "14. [Power Management"](#page-150-0)  [on page](#page-150-0) 149, and Section "18. [Reset Sources" on page](#page-178-0) 177 for more information.

The following steps can be used to set up a SmaRTClock Alarm:

- 1. Disable SmaRTClock Alarm Events (RTC0AEN = 0).
- 2. Set the ALARMn registers to the desired value.
- 3. Enable SmaRTClock Alarm Events (RTC0AEN = 1).

#### **Notes:**

- The ALRM bit, which is used as the SmaRTClock Alarm Event flag, is cleared by disabling SmaRTClock Alarm Events (RTC0AEN = 0).
- If AutoReset is disabled, disabling (RTC0AEN = 0) then Re-enabling Alarm Events (RTC0AEN = 1) after a SmaRTClock Alarm without modifying ALARMn registers will automatically schedule the next alarm after 2^32 SmaRTClock cycles (approximately 36 hours using a 32.768 kHz crystal).
- The SmaRTClock Alarm Event flag will remain asserted for a maximum of one SmaRTClock cycle. See [Section](#page-150-0)  "14. [Power Management" on page](#page-150-0) 149 for information on how to capture a SmaRTClock Alarm event using a flag which is not automatically cleared by hardware.

#### **20.3.3. Software Considerations for using the SmaRTClock Timer and Alarm**

The SmaRTClock timer and alarm have two operating modes to suit varying applications. The two modes are described below:

#### **Mode 1:**

The first mode uses the SmaRTClock timer as a perpetual timebase which is never reset to zero. Every 36 hours, the timer is allowed to overflow without being stopped or disrupted. The alarm interval is software managed and is added to the ALRMn registers by software after each alarm. This allows the alarm match value to always stay ahead of the timer by one software managed interval. If software uses 32-bit unsigned addition to increment the alarm match value, then it does not need to handle overflows since both the timer and the alarm match value will overflow in the same manner.

This mode is ideal for applications which have a long alarm interval (e.g., 24 or 36 hours) and/or have a need for a perpetual timebase. An example of an application that needs a perpetual timebase is one whose wake-up interval is constantly changing. For these applications, software can keep track of the number of timer overflows in a 16-bit variable, extending the 32-bit (36 hour) timer to a 48-bit (272 year) perpetual timebase.

#### **Mode 2:**

The second mode uses the SmaRTClock timer as a general purpose up counter which is auto reset to zero by hardware after each alarm. The alarm interval is managed by hardware and stored in the ALRMn registers. Software only needs to set the alarm interval once during device initialization. After each alarm, software should keep a count of the number of alarms that have occurred in order to keep track of time.

This mode is ideal for applications that require minimal software intervention and/or have a fixed alarm interval. This mode is the most power efficient since it requires less CPU time per alarm.



# **C8051F91x-C8051F90x**

# **Internal Register Definition 20.4. RTC0CN: SmaRTClock Control**





# **Internal Register Definition 20.5. RTC0XCN: SmaRTClock Oscillator Control**



SmaRTClock Address = 0x05





# **Internal Register Definition 20.6. RTC0XCF: SmaRTClock Oscillator Configuration**



SmaRTClock Address = 0x06



# **Internal Register Definition 20.7. RTC0PIN: SmaRTClock Pin Configuration**



SmaRTClock Address = 0x07





# **Internal Register Definition 20.8. CAPTUREn: SmaRTClock Timer Capture**



# **Internal Register Definition 20.9. ALARMn: SmaRTClock Alarm Programmed Value**



SmaRTClock Addresses: ALARM0 = 0x08; ALARM1 = 0x09; ALARM2 = 0x0A; ALARM3 = 0x0B





# <span id="page-211-0"></span>**21. Port Input/Output**

Digital and analog resources are available through 16 I/O pins. Port pins are organized as three byte-wide ports. Port pins P0.0–P1.6 can be defined as digital or analog I/O. Digital I/O pins can be assigned to one of the internal digital resources or used as general purpose I/O (GPIO). Analog I/O pins are used by the internal analog resources. P2.7 can be used as GPIO and is shared with the C2 Interface Data signal (C2D). See Section "27. [C2 Interface" on page](#page-317-0) 316 for more details.

The designer has complete control over which digital and analog functions are assigned to individual Port pins, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. See [Section 21.3](#page-215-0) for more information on the Crossbar.

All Port I/Os are 5 V tolerant when used as digital inputs or open-drain outputs. For Port I/Os configured as push-pull outputs, current is sourced from the VDD/DC+ supply. Port I/Os used for analog functions can operate up to the VDD/DC+ supply voltage. See [Section 21.1](#page-212-0) for more information on Port I/O operating modes and the electrical specifications chapter for detailed electrical specifications.



**Figure 21.1. Port I/O Functional Block Diagram**



# <span id="page-212-0"></span>**21.1. Port I/O Modes of Operation**

Port pins P0.0–P1.6 use the Port I/O cell shown in [Figure](#page-212-1) 21.2. Each Port I/O cell can be configured by software for analog I/O or digital I/O using the PnMDIN registers. On reset, all Port I/O cells default to a digital high impedance state with weak pull-ups enabled.

#### **21.1.1. Port Pins Configured for Analog I/O**

Any pins to be used as Comparator or ADC input, external oscillator input/output, or AGND, VREF, or Current Reference output should be configured for analog I/O (PnMDIN.n = 0). When a pin is configured for analog I/O, its weak pullup and digital receiver are disabled. In most cases, software should also disable the digital output drivers. Port pins configured for analog I/O will always read back a value of 0 regardless of the actual voltage on the pin.

Configuring pins as analog I/O saves power and isolates the Port pin from digital interference. Port pins configured as digital inputs may still be used by analog peripherals; however, this practice is not recommended and may result in measurement errors.

#### **21.1.2. Port Pins Configured For Digital I/O**

Any pins to be used by digital peripherals (UART, SPI, SMBus, etc.), external digital event capture functions, or as GPIO should be configured as digital I/O (PnMDIN.n = 1). For digital I/O pins, one of two output modes (push-pull or open-drain) must be selected using the PnMDOUT registers.

Push-pull outputs (PnMDOUT.n = 1) drive the Port pad to the VDD/DC+ or GND supply rails based on the output logic value of the Port pin. Open-drain outputs have the high side driver disabled; therefore, they only drive the Port pad to GND when the output logic value is 0 and become high impedance inputs (both high and low drivers turned off) when the output logic value is 1.

When a digital I/O cell is placed in the high impedance state, a weak pull-up transistor pulls the Port pad to the VDD/DC+ supply voltage to ensure the digital input is at a defined logic state. Weak pull-ups are disabled when the I/O cell is driven to GND to minimize power consumption and may be globally disabled by setting WEAKPUD to 1. The user must ensure that digital I/O are always internally or externally pulled or driven to a valid logic state. Port pins configured for digital I/O always read back the logic state of the Port pad, regardless of the output logic value of the Port pin.



<span id="page-212-1"></span>**Figure 21.2. Port I/O Cell Block Diagram**



# **21.1.3. Interfacing Port I/O to 5 V and 3.3 V Logic**

All Port I/O configured for digital, open-drain operation are capable of interfacing to digital logic operating at a supply voltage higher than 4.5 V and less than 5.25 V. When the supply voltage is in the range of 1.8 to 2.2 V, the I/O may also interface to digital logic operating between 3.0 to 3.6 V if the input signal frequency is less than 12.5 MHz or less than 25 MHz if the signal rise time (10% to 90%) is less than 1.2 ns. When operating at a supply voltage above 2.2 V, the device should not interface to 3.3 V logic; however, interfacing to 5 V logic is permitted. An external pull-up resistor to the higher supply voltage is typically required for most systems.

#### **Important Note:**

- When interfacing to a signal that is between 4.5 and 5.25 V, the maximum clock frequency that may be input on a GPIO pin is 12.5 MHz. The exception to this rule is when routing an external CMOS clock to P0.3, in which case, a signal up to 25 MHz is valid as long as the rise time (10% to 90%) is shorter than 1.8 ns.
- When the supply voltage is less than 2.2 V and interfacing to a signal that is between 3.0 and 3.6 V, the maximum clock frequency that may be input on a GPIO pin is 3.125 MHz. The exception to this rule is when routing an external CMOS clock to P0.3, in which case, a signal up to 25 MHz is valid as long as the rise time (10% to 90%) is shorter than 1.2 ns.
- In a multi-voltage interface, the external pull-up resistor should be sized to allow a current of at least 150 µA to flow into the Port pin when the supply voltage is between (VDD/DC+ plus 0.4 V) and (VDD/DC+ plus 1.0 V). Once the Port pad voltage increases beyond this range, the current flowing into the Port pin is minimal.
- These guidelines only apply to multi-voltage interfaces. Port I/Os may always interface to digital logic operating at the same supply voltage.

## **21.1.4. Increasing Port I/O Drive Strength**

Port I/O output drivers support a high and low drive strength; the default is low drive strength. The drive strength of a Port I/O can be configured using the PnDRV registers. See Section "4. [Electrical Characteris](#page-41-0)[tics" on page](#page-41-0) 42 for the difference in output drive strength between the two modes.

# **21.2. Assigning Port I/O Pins to Analog and Digital Functions**

Port I/O pins P0.0–P1.6 can be assigned to various analog, digital, and external interrupt functions. The Port pins assuaged to analog functions should be configured for analog I/O and Port pins assuaged to digital or external interrupt functions should be configured for digital I/O.

#### **21.2.1. Assigning Port I/O Pins to Analog Functions**

[Table](#page-213-0) 21.1 shows all available analog functions that need Port I/O assignments. **Port pins selected for these analog functions should have their digital drivers disabled (PnMDOUT.n = 0 and Port Latch = 1) and their corresponding bit in PnSKIP set to 1.** This reserves the pin for use by the analog function and does not allow it to be claimed by the Crossbar. [Table](#page-213-0) 21.1 shows the potential mapping of Port I/O to each analog function.

<span id="page-213-0"></span>

#### **Table 21.1. Port I/O Assignment for Analog Functions**





# **Table 21.1. Port I/O Assignment for Analog Functions (Continued)**

# **21.2.2. Assigning Port I/O Pins to Digital Functions**

Any Port pins not assigned to analog functions may be assigned to digital functions or used as GPIO. Most digital functions rely on the Crossbar for pin assignment; however, some digital functions bypass the Crossbar in a manner similar to the analog functions listed above. **Port pins used by these digital functions and any Port pins selected for use as GPIO should have their corresponding bit in PnSKIP set to 1.** [Table](#page-214-0) 21.2 shows all available digital functions and the potential mapping of Port I/O to each digital function.

# **Table 21.2. Port I/O Assignment for Digital Functions**

<span id="page-214-0"></span>

# **21.2.3. Assigning Port I/O Pins to External Digital Event Capture Functions**

External digital event capture functions can be used to trigger an interrupt or wake the device from a low power mode when a transition occurs on a digital I/O pin. The digital event capture functions do not require dedicated pins and will function on both GPIO pins (PnSKIP = 1) and pins in use by the Crossbar (PnSKIP = 0). External digital even capture functions cannot be used on pins configured for analog I/O. [Table](#page-214-1) 21.3 shows all available external digital event capture functions.

# **Table 21.3. Port I/O Assignment for External Digital Event Capture Functions**

<span id="page-214-1"></span>



# <span id="page-215-0"></span>**21.3. Priority Crossbar Decoder**

The Priority Crossbar Decoder assigns a Port I/O pin to each software selected digital function using the fixed peripheral priority order shown in [Figure](#page-216-0) 21.3. The registers XBR0, XBR1, and XBR2 defined in [SFR](#page-218-0)  [Definition 21.1](#page-218-0), [SFR Definition 21.2](#page-219-0), and [SFR Definition 21.3](#page-220-0) are used to select digital functions in the Crossbar. The Port pins available for assignment by the Crossbar include all Port pins (P0.0–P1.6) which have their corresponding bit in PnSKIP set to 0.

From [Figure](#page-216-0) 21.3, the highest priority peripheral is UART0. If UART0 is selected in the Crossbar (using the XBRn registers), then P0.4 and P0.5 will be assigned to UART0. The next highest priority peripheral is SPI1. If SPI1 is selected in the Crossbar, then P1.0–P1.3 will be assigned to SPI1. The user should ensure that the pins to be assigned by the Crossbar have their PnSKIP bits set to 0.

For all remaining digital functions selected in the Crossbar, starting at the top of [Figure](#page-216-0) 21.3 going down, the least-significant unskipped, unassigned Port pin(s) are assigned to that function. If a Port pin is already assigned (e.g. UART0 or SPI1 pins), or if its PnSKIP bit is set to 1, then the Crossbar will skip over the pin and find next available unskipped, unassigned Port pin. All Port pins used for analog functions, GPIO, or dedicated digital functions such as the EMIF should have their PnSKIP bit set to 1.

[Figure](#page-216-0) 21.3 shows the Crossbar Decoder priority with no Port pins skipped (P0SKIP, P1SKIP =  $0x00$ ); [Figure](#page-217-0) 21.4 shows the Crossbar Decoder priority with the External Oscillator pins (XTAL1 and XTAL2) skipped (P0SKIP = 0x0C).

#### **Notes:**

- The Crossbar must be enabled (XBARE = 1) before any Port pin is used as a digital output. Port output drivers are disabled while the Crossbar is disabled.
- When SMBus is selected in the Crossbar, the pins associated with SDA and SCL will automatically be forced into open-drain output mode regardless of the PnMDOUT setting.
- SPI0 can be operated in either 3-wire or 4-wire modes, depending on the state of the NSSMD1-NSSMD0 bits in register SPI0CN. The NSS signal is only routed to a Port pin when 4-wire mode is selected. When SPI0 is selected in the Crossbar, the SPI0 mode (3-wire or 4-wire) will affect the pinout of all digital functions lower in priority than SPI0.
- For given XBRn, PnSKIP, and SPInCN register settings, one can determine the I/O pin-out of the device using [Figure](#page-216-0) 21.3 and [Figure](#page-217-0) 21.4.










# **SFR Definition 21.1. XBR0: Port I/O Crossbar Register 0**



#### SFR Page =  $0x0$ ; SFR Address =  $0xE1$





## **SFR Definition 21.2. XBR1: Port I/O Crossbar Register 1**



#### $SFR$  Page = 0x0;  $SFR$  Address = 0xE2





# **SFR Definition 21.3. XBR2: Port I/O Crossbar Register 2**



#### SFR Page =  $0x0$ ; SFR Address =  $0xE3$





#### **21.4. Port Match**

Port match functionality allows system events to be triggered by a logic value change on P0 or P1. A software controlled value stored in the PnMAT registers specifies the expected or normal logic values of P0 and P1. A Port mismatch event occurs if the logic levels of the Port's input pins no longer match the software controlled value. This allows Software to be notified if a certain change or pattern occurs on P0 or P1 input pins regardless of the XBRn settings.

The PnMASK registers can be used to individually select which P0 and P1 pins should be compared against the PnMAT registers. A Port mismatch event is generated if (P0 & P0MASK) does not equal (PnMAT & P0MASK) or if (P1 & P1MASK) does not equal (PnMAT & P1MASK).

A Port mismatch event may be used to generate an interrupt or wake the device from a low power mode. See Section "12. [Interrupt Handler" on page](#page-128-0) 127 and Section "14. [Power Management" on page](#page-150-0) 149 for more details on interrupt and wake-up sources.



#### **SFR Definition 21.4. P0MASK: Port0 Mask Register**



Selects the P0 pins to be compared with the corresponding bits in P0MAT.

#### **SFR Definition 21.5. P0MAT: Port0 Match Register**



SFR Page= 0x0; SFR Address = 0xD7





### **SFR Definition 21.6. P1MASK: Port1 Mask Register**



SFR Page= 0x0; SFR Address = 0xBF



## **SFR Definition 21.7. P1MAT: Port1 Match Register**



SFR Page = 0x0; SFR Address = 0xCF





### **21.5. Special Function Registers for Accessing and Configuring Port I/O**

All Port I/O are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions that target a Port Latch register as the destination. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SETB, when the destination is an individual bit in a Port SFR. For these instructions, the value of the latch register (not the pin) is read, modified, and written back to the SFR.

Each Port has a corresponding PnSKIP register which allows its individual Port pins to be assigned to digital functions or skipped by the Crossbar. All Port pins used for analog functions, GPIO, or dedicated digital functions such as the EMIF should have their PnSKIP bit set to 1.

The Port input mode of the I/O pins is defined using the Port Input Mode registers (PnMDIN). Each Port cell can be configured for analog or digital I/O. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is P2.7, which can only be used for digital I/O.

The output driver characteristics of the I/O pins are defined using the Port Output Mode registers (PnMD-OUT). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the PnMDOUT settings.

The drive strength of the output drivers are controlled by the Port Drive Strength (PnDRV) registers. The default is low drive strength. See Section "4. [Electrical Characteristics" on page](#page-41-0) 42 for the difference in output drive strength between the two modes.



# **SFR Definition 21.8. P0: Port0**



SFR Page = All Pages; SFR Address = 0x80; Bit-Addressable



### **SFR Definition 21.9. P0SKIP: Port0 Skip**



SFR Page= 0x0; SFR Address = 0xD4





## **SFR Definition 21.10. P0MDIN: Port0 Input Mode**



SFR Page= 0x0; SFR Address = 0xF1



## **SFR Definition 21.11. P0MDOUT: Port0 Output Mode**



#### SFR Page = 0x0; SFR Address = 0xA4





# **SFR Definition 21.12. P0DRV: Port0 Drive Strength**







# **SFR Definition 21.13. P1: Port1**



SFR Page = All Pages; SFR Address = 0x90; Bit-Addressable



### **SFR Definition 21.14. P1SKIP: Port1 Skip**



#### SFR Page = 0x0; SFR Address = 0xD5





## **SFR Definition 21.15. P1MDIN: Port1 Input Mode**



SFR Page = 0x0; SFR Address = 0xF2



# **SFR Definition 21.16. P1MDOUT: Port1 Output Mode**



#### SFR Page = 0x0; SFR Address = 0xA5





## **SFR Definition 21.17. P1DRV: Port1 Drive Strength**



SFR Page = 0xF; SFR Address = 0xA5



### **SFR Definition 21.18. P2: Port2**



SFR Page = All Pages; SFR Address = 0xA0; Bit-Addressable





## **SFR Definition 21.19. P2MDOUT: Port2 Output Mode**



#### SFR Page = 0x0; SFR Address = 0xA6



### **SFR Definition 21.20. P2DRV: Port2 Drive Strength**



SFR Page = 0x0F; SFR Address = 0xA6





# **22. SMBus**

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I<sup>2</sup>C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/20th of the system clock as a master or slave (this can be faster than allowed by the SMBus specification, depending on the system clock used). A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The SMBus interface may operate as a master and/or slave, and may function on a bus with multiple masters. The SMBus provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. The SMBus peripheral can be fully driven by software (i.e. software accepts/rejects slave addresses, and generates ACKs), or hardware slave address recognition and automatic ACK generation can be enabled to minimize software overhead. A block diagram of the SMBus peripheral and the associated SFRs is shown in [Figure](#page-231-0) 22.1.



**Figure 22.1. SMBus Block Diagram**

<span id="page-231-0"></span>

### **22.1. Supporting Documents**

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The  $I^2C$ -Bus and How to Use It (including specifications), Philips Semiconductor.
- 2. The I<sup>2</sup>C-Bus Specification-Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification—Version 1.1, SBS Implementers Forum.

#### **22.2. SMBus Configuration**

[Figure](#page-232-0) 22.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.



<span id="page-232-0"></span>**Figure 22.2. Typical SMBus Configuration**



#### **22.3. SMBus Operation**

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7–1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Bytes that are received (by a master or slave) are acknowledged (ACK) with a low SDA during a high SCL (see [Figure](#page-233-0) 22.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. [Figure](#page-233-0) 22.3 illustrates a typical SMBus transaction.



**Figure 22.3. SMBus Transaction**

#### <span id="page-233-0"></span>**22.3.1. Transmitter Vs. Receiver**

On the SMBus communications interface, a device is the "transmitter" when it is sending an address or data byte to another device on the bus. A device is a "receiver" when an address or data byte is being sent to it from another device on the bus. The transmitter controls the SDA line during the address or data byte. After each byte of address or data information is sent by the transmitter, the receiver sends an ACK or NACK bit during the ACK phase of the transfer, during which time the receiver controls the SDA line.



#### **22.3.2. Arbitration**

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "22.3.5. [SCL High \(SMBus Free\) Timeout" on](#page-234-0)  [page](#page-234-0) 233). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.

#### **22.3.3. Clock Low Extension**

SMBus provides a clock synchronization mechanism, similar to  $I^2C$ , which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

#### <span id="page-234-1"></span>**22.3.4. SCL Low Timeout**

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 3 is used to detect SCL low timeouts. Timer 3 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and SMBTOE set), the Timer 3 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout.

#### <span id="page-234-0"></span>**22.3.5. SCL High (SMBus Free) Timeout**

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 µs, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods (as defined by the timer configured for the SMBus clock source). If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only implementation.



#### **22.4. Using the SMBus**

The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting control for serial transfers; higher level protocol is determined by user software. The SMBus interface provides the following application-independent features:

- Byte-wise serial data transfers
- Clock signal generation on SCL (Master Mode only) and SDA data synchronization
- Timeout/bus error recognition, as defined by the SMB0CF configuration register
- START/STOP timing, detection, and generation
- Bus arbitration
- Interrupt generation
- Status information
- Optional hardware recognition of slave address and automatic acknowledgement of address/data

SMBus interrupts are generated for each data byte or slave address that is transferred. When hardware acknowledgment is disabled, the point at which the interrupt is generated depends on whether the hardware is acting as a data transmitter or receiver. When a transmitter (i.e. sending address/data, receiving an ACK), this interrupt is generated after the ACK cycle so that software may read the received ACK value; when receiving data (i.e. receiving address/data, sending an ACK), this interrupt is generated before the ACK cycle so that software may define the outgoing ACK value. If hardware acknowledgment is enabled, these interrupts are always generated after the ACK cycle. See [Section 22.5](#page-245-0) for more details on transmission sequences.

Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control register) to find the cause of the SMBus interrupt. The SMB0CN register is described in [Section 22.4.2](#page-239-0); [Table](#page-249-0) 22.5 provides a quick SMB0CN decoding reference.



#### **22.4.1. SMBus Configuration Register**

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).

SMBCS1	<b>SMBCS0</b>	<b>SMBus Clock Source</b>
		Timer 0 Overflow
		Timer 1 Overflow
		Timer 2 High Byte Overflow
		Timer 2 Low Byte Overflow

**Table 22.1. SMBus Clock Source Selection**

The SMBCS1–0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 22.1. Note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "25. [Timers" on page](#page-275-0) 274.

$$
T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}
$$

**Equation 22.1. Minimum SCL High and Low Times**

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 22.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 22.2.

$$
BitRate = \frac{f_{ClockSourceOverflow}}{3}
$$

#### **Equation 22.2. Typical SMBus Bit Rate**

[Figure](#page-236-0) 22.4 shows the typical SCL generation described by Equation 22.2. Notice that  $T_{HIGH}$  is typically twice as large as  $T_{LOW}$ . The actual SCL output may vary due to other devices on the bus (SCL may be extended low by slower slave devices, or driven low by contending master devices). The bit rate when operating as a master will never exceed the limits defined by equation Equation 22.1.

<span id="page-236-0"></span>

**Figure 22.4. Typical SMBus SCL Generation**



Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high. The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. [Table](#page-237-0) 22.2 shows the minimum setup and hold times for the two EXTHOLD settings. Setup and hold time extensions are typically necessary when SYSCLK is above 10 MHz.

<span id="page-237-0"></span>

<b>EXTHOLD</b>	<b>Minimum SDA Setup Time</b>	<b>Minimum SDA Hold Time</b>			
	$T_{low}$ – 4 system clocks				
O	or	3 system clocks			
	1 system clock + $s/w$ delay*				
	11 system clocks	12 system clocks			
*Note: Setup Time for ACK bit transmissions and the MSB of all data transfers. When using software acknowledgement, the s/w delay occurs between the time SMB0DAT or ACK is written and when SI is cleared. Note that if SI is cleared in the same write that defines the outgoing ACK value, s/w delay is zero.					

**Table 22.2. Minimum SDA Setup and Hold Times**

With the SMBTOE bit set, Timer 3 should be configured to overflow after 25 ms in order to detect SCL low timeouts (see Section "22.3.4. [SCL Low Timeout" on page](#page-234-1) 233). The SMBus interface will force Timer 3 to reload while SCL is high, and allow Timer 3 to count when SCL is low. The Timer 3 interrupt service routine should be used to reset SMBus communication by disabling and re-enabling the SMBus.

SMBus Free Timeout detection can be enabled by setting the SMBFTE bit. When this bit is set, the bus will be considered free if SDA and SCL remain high for more than 10 SMBus clock source periods (see [Figure](#page-236-0) 22.4).



# **SFR Definition 22.1. SMB0CF: SMBus Clock/Configuration**



### SFR Page =  $0x0$ ; SFR Address =  $0xC1$





#### <span id="page-239-0"></span>**22.4.2. SMB0CN Control Register**

SMB0CN is used to control the interface and to provide status information (see [SFR Definition 22.2\)](#page-240-0). The higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to jump to service routines. MASTER indicates whether a device is the master or slave during the current transfer. TXMODE indicates whether the device is transmitting or receiving data for the current byte.

STA and STO indicate that a START and/or STOP has been detected or generated since the last SMBus interrupt. STA and STO are also used to generate START and STOP conditions when operating as a master. Writing a 1 to STA will cause the SMBus interface to enter Master Mode and generate a START when the bus becomes free (STA is not cleared by hardware after the START is generated). Writing a 1 to STO while in Master Mode will cause the interface to generate a STOP and end the current transfer after the next ACK cycle. If STO and STA are both set (while in Master Mode), a STOP followed by a START will be generated.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see [Table](#page-241-0) 22.3 for more details.

**Important Note About the SI Bit:** The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.

#### **22.4.2.1.Software ACK Generation**

When the EHACK bit in register SMB0ADM is cleared to 0, the firmware on the device must detect incoming slave addresses and ACK or NACK the slave address and incoming data bytes. As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received during the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

#### <span id="page-239-1"></span>**22.4.2.2.Hardware ACK Generation**

When the EHACK bit in register SMB0ADM is set to 1, automatic slave address recognition and ACK generation is enabled. More detail about automatic slave address recognition can be found in [Section 22.4.3](#page-242-0). As a receiver, the value currently specified by the ACK bit will be automatically sent on the bus during the ACK cycle of an incoming data byte. As a transmitter, reading the ACK bit indicates the value received on the last ACK cycle. The ACKRQ bit is not used when hardware ACK generation is enabled. If a received slave address is NACKed by hardware, further slave events will be ignored until the next START is detected, and no interrupt will be generated.

[Table](#page-241-0) 22.3 lists all sources for hardware changes to the SMB0CN bits. Refer to [Table](#page-249-0) 22.5 for SMBus status decoding using the SMB0CN register.



## <span id="page-240-0"></span>**SFR Definition 22.2. SMB0CN: SMBus Control**



# SFR Page = 0x0; SFR Address = 0xC0; Bit-Addressable





<span id="page-241-0"></span>





#### <span id="page-242-0"></span>**22.4.3. Hardware Slave Address Recognition**

The SMBus hardware has the capability to automatically recognize incoming slave addresses and send an ACK without software intervention. Automatic slave address recognition is enabled by setting the EHACK bit in register SMB0ADM to 1. This will enable both automatic slave address recognition and automatic hardware ACK generation for received bytes (as a master or slave). More detail on automatic hardware ACK generation can be found in [Section 22.4.2.2.](#page-239-1)

The registers used to define which address(es) are recognized by the hardware are the SMBus Slave Address register ([SFR Definition 22.3](#page-243-0)) and the SMBus Slave Address Mask register [\(SFR Definition 22.4\)](#page-243-1). A single address or range of addresses (including the General Call Address 0x00) can be specified using these two registers. The most-significant seven bits of the two registers are used to define which addresses will be ACKed. A 1 in bit positions of the slave address mask SLVM[6:0] enable a comparison between the received slave address and the hardware's slave address SLV[6:0] for those bits. A 0 in a bit of the slave address mask means that bit will be treated as a "don't care" for comparison purposes. In this case, either a 1 or a 0 value are acceptable on the incoming slave address. Additionally, if the GC bit in register SMB0ADR is set to 1, hardware will recognize the General Call Address (0x00). [Table](#page-242-1) 22.4 shows some example parameter settings and the slave addresses that will be recognized by hardware under those conditions.

<span id="page-242-1"></span>

<b>Hardware Slave Address</b> <b>SLV[6:0]</b>	<b>Slave Address Mask</b> <b>SLVM[6:0]</b>	<b>GC bit</b>	<b>Slave Addresses Recognized by</b> <b>Hardware</b>
0x34	0x7F		0x34
0x34	0x7F		0x34, 0x00 (General Call)
0x34	0x7E		0x34, 0x35
0x34	0x7E		0x34, 0x35, 0x00 (General Call)
0x70	0x73		0x70, 0x74, 0x78, 0x7C

**Table 22.4. Hardware Address Recognition Examples (EHACK = 1)**



## <span id="page-243-0"></span>**SFR Definition 22.3. SMB0ADR: SMBus Slave Address**



SFR Page = 0x0; SFR Address = 0xF4



#### <span id="page-243-1"></span>**SFR Definition 22.4. SMB0ADM: SMBus Slave Address Mask**



### SFR Page =  $0x0$ ; SFR Address =  $0xF5$





#### **22.4.4. Data Register**

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software may safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0, as the interface may be in the process of shifting a byte of data into or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data or address in SMB0DAT.

#### **SFR Definition 22.5. SMB0DAT: SMBus Data**



#### SFR Page = 0x0; SFR Address = 0xC2





### <span id="page-245-0"></span>**22.5. SMBus Transfer Modes**

The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses an arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames. Note that the position of the ACK interrupt when operating as a receiver depends on whether hardware ACK generation is enabled. As a receiver, the interrupt for an ACK occurs **before** the ACK with hardware ACK generation disabled, and **after** the ACK when hardware ACK generation is enabled. As a transmitter, interrupts occur **after** the ACK, regardless of whether hardware ACK generation is enabled or not.

#### **22.5.1. Write Sequence (Master)**

During a write sequence, an SMBus master writes data to a slave device. The master in this transfer will be a transmitter during the address byte, and a transmitter during all data bytes. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. [Figure](#page-245-1) 22.5 shows a typical master write sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that all of the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode, regardless of whether hardware ACK generation is enabled.



<span id="page-245-1"></span>**Figure 22.5. Typical Master Write Sequence**



#### **22.5.2. Read Sequence (Master)**

During a read sequence, an SMBus master reads data from a slave device. The master in this transfer will be a transmitter during the address byte, and a receiver during all data bytes. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 (READ). Serial data is then received from the slave on SDA while the SMBus outputs the serial clock. The slave transmits one or more bytes of serial data.

If hardware ACK generation is disabled, the ACKRQ is set to 1 and an interrupt is generated after each received byte. Software must write the ACK bit at that time to ACK or NACK the received byte.

With hardware ACK generation enabled, the SMBus hardware will automatically generate the ACK/NACK, and then post the interrupt. **It is important to note that the appropriate ACK or NACK value should be set up by the software prior to receiving the byte when hardware ACK generation is enabled.**

Writing a 1 to the ACK bit generates an ACK; writing a 0 generates a NACK. Software should write a 0 to the ACK bit for the last data transfer, to transmit a NACK. The interface exits Master Receiver Mode after the STO bit is set and a STOP is generated. The interface will switch to Master Transmitter Mode if SMB0- DAT is written while an active Master Receiver. [Figure](#page-246-0) 22.6 shows a typical master read sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur at different places in the sequence, depending on whether hardware ACK generation is enabled. The interrupt occurs **before** the ACK with hardware ACK generation disabled, and **after** the ACK when hardware ACK generation is enabled.



<span id="page-246-0"></span>**Figure 22.6. Typical Master Read Sequence**



#### **22.5.3. Write Sequence (Slave)**

During a write sequence, an SMBus master writes data to a slave device. The slave in this transfer will be a receiver during the address byte, and a receiver during all data bytes. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode when a START followed by a slave address and direction bit (WRITE in this case) is received. If hardware ACK generation is disabled, upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. The software must respond to the received slave address with an ACK, or ignore the received slave address with a NACK. If hardware ACK generation is enabled, the hardware will apply the ACK for a slave address which matches the criteria set up by SMB0ADR and SMB0ADM. The interrupt will occur after the ACK cycle.

If the received slave address is ignored (by software or hardware), slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are received.

If hardware ACK generation is disabled, the ACKRQ is set to 1 and an interrupt is generated after each received byte. Software must write the ACK bit at that time to ACK or NACK the received byte.

With hardware ACK generation enabled, the SMBus hardware will automatically generate the ACK/NACK, and then post the interrupt. **It is important to note that the appropriate ACK or NACK value should be set up by the software prior to receiving the byte when hardware ACK generation is enabled.**

The interface exits Slave Receiver Mode after receiving a STOP. Note that the interface will switch to Slave Transmitter Mode if SMB0DAT is written while an active Slave Receiver. [Figure](#page-247-0) 22.7 shows a typical slave write sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur at different places in the sequence, depending on whether hardware ACK generation is enabled. The interrupt occurs **before** the ACK with hardware ACK generation disabled, and **after** the ACK when hardware ACK generation is enabled.



<span id="page-247-0"></span>**Figure 22.7. Typical Slave Write Sequence**



### **22.5.4. Read Sequence (Slave)**

During a read sequence, an SMBus master reads data from a slave device. The slave in this transfer will be a receiver during the address byte, and a transmitter during all data bytes. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode (to receive the slave address) when a START followed by a slave address and direction bit (READ in this case) is received. If hardware ACK generation is disabled, upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. The software must respond to the received slave address with an ACK, or ignore the received slave address with a NACK. If hardware ACK generation is enabled, the hardware will apply the ACK for a slave address which matches the criteria set up by SMB0ADR and SMB0ADM. The interrupt will occur after the ACK cycle.

If the received slave address is ignored (by software or hardware), slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are transmitted. If the received slave address is acknowledged, data should be written to SMB0DAT to be transmitted. The interface enters Slave Transmitter Mode, and transmits one or more bytes of data. After each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ACK, SMB0DAT should be written with the next data byte. If the acknowledge bit is a NACK, SMB0DAT should not be written to before SI is cleared (Note: an error condition may be generated if SMB0DAT is written following a received NACK while in Slave Transmitter Mode). The interface exits Slave Transmitter Mode after receiving a STOP. Note that the interface will switch to Slave Receiver Mode if SMB0DAT is not written following a Slave Transmitter interrupt. [Figure](#page-248-0) 22.8 shows a typical slave read sequence. Two transmitted data bytes are shown, though any number of bytes may be transmitted. Notice that all of the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode, regardless of whether hardware ACK generation is enabled.



**Figure 22.8. Typical Slave Read Sequence**

### <span id="page-248-0"></span>**22.6. SMBus Status Decoding**

The current SMBus status can be easily decoded using the SMB0CN register. The appropriate actions to take in response to an SMBus event depend on whether hardware slave address recognition and ACK generation is enabled or disabled. [Table](#page-249-0) 22.5 describes the typical actions when hardware slave address recognition and ACK generation is disabled. [Table](#page-251-0) 22.6 describes the typical actions when hardware slave address recognition and ACK generation is enabled. In the tables, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. The shown response options are only the typical responses; application-specific procedures are allowed as long as they conform to the SMBus specification. Highlighted responses are allowed by hardware but do not conform to the SMBus specification.



## <span id="page-249-0"></span>**Table 22.5. SMBus Status Decoding With Hardware ACK Generation Disabled (EHACK = 0)**





### **Table 22.5. SMBus Status Decoding With Hardware ACK Generation Disabled (EHACK = 0) (Continued)**







## <span id="page-251-0"></span>**Table 22.6. SMBus Status Decoding With Hardware ACK Generation Enabled (EHACK = 1)**


### **Table 22.6. SMBus Status Decoding With Hardware ACK Generation Enabled (EHACK = 1) (Continued)**





## **23. UART0**

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "23.1. [Enhanced Baud Rate Generation" on page](#page-254-0) 253). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. **Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.**

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).



**Figure 23.1. UART0 Block Diagram**



### <span id="page-254-0"></span>**23.1. Enhanced Baud Rate Generation**

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in [Figure](#page-254-1) 23.2), which is not useraccessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.



**Figure 23.2. UART0 Baud Rate Logic**

<span id="page-254-1"></span>Timer 1 should be configured for Mode 2, 8-bit auto-reload (see [Section "25.1.3.](#page-279-0) Mode 2: 8-bit [Counter/Timer with Auto-Reload" on page](#page-279-0) 278). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of six sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, the external oscillator clock / 8, or an external input T1. For any given Timer 1 clock source, the UART0 baud rate is determined by [Equation](#page-254-2) 23.1-A and [Equation](#page-254-2) 23.1-B.

A) UartBaudRate = 
$$
\frac{1}{2} \times T1
$$
 \_Overflow\_Rate  
B) T1 \_Overflow\_Rate =  $\frac{T1_{CLK}}{256 - TH1}$ 

### **Equation 23.1. UART0 Baud Rate**

<span id="page-254-2"></span>Where  $T1_{CLK}$  is the frequency of the clock supplied to Timer 1, and T1H is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "25.1. [Timer 0 and Timer 1" on](#page-277-0)  [page](#page-277-0) 276. A quick reference for typical baud rates and system clock frequencies is given in [Table](#page-260-0) 23.1 through [Table](#page-260-1) 23.2. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1.



### **23.2. Operational Modes**

UART0 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown below.



**Figure 23.3. UART Interconnect Diagram**

### **23.2.1. 8-Bit UART**

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.



**Figure 23.4. 8-Bit UART Timing Diagram**



### **23.2.2. 9-Bit UART**

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to 1. If the above conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set to 1. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to 1.





### **23.3. Multiprocessor Communications**

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON0.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).





**Figure 23.6. UART Multi-Processor Mode Interconnect Diagram**



## **SFR Definition 23.1. SCON0: Serial Port 0 Control**



SFR Page = 0x0; SFR Address = 0x98; Bit-Addressable





## **SFR Definition 23.2. SBUF0: Serial (UART0) Port Data Buffer**



SFR Page = 0x0; SFR Address = 0x99





<span id="page-260-0"></span>

### **Table 23.1. Timer Settings for Standard Baud Rates Using The Internal 24.5 MHz Oscillator**

**1.** SCA1**–**SCA0 and T1M bit definitions can be found in [Section 25.1](#page-277-0).

**2.** X = Don't care.

### **Table 23.2. Timer Settings for Standard Baud Rates Using an External 22.1184 MHz Oscillator**

<span id="page-260-1"></span>

**Notes:**

**1.** SCA1**–**SCA0 and T1M bit definitions can be found in [Section 25.1](#page-277-0).

**2.** X = Don't care.



## **24. Enhanced Serial Peripheral Interface (SPI0 and SPI1)**

The enhanced serial peripheral interfaces (SPI0 and SPI1) provide access to two identical, flexible, fullduplex synchronous serial busses. Both SPI0 and SPI1 will be referred to collectively as SPIn. SPIn can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPIn in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.







### **24.1. Signal Descriptions**

The four signals used by each SPIn (MOSI, MISO, SCK, NSS) are described below.

#### **24.1.1. Master Out, Slave In (MOSI)**

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPIn is operating as a master anSPInd an input when SPIn is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

### **24.1.2. Master In, Slave Out (MISO)**

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPIn is operating as a master and an output when SPIn is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

#### **24.1.3. Serial Clock (SCK)**

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPIn generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected ( $NSS = 1$ ) in 4-wire slave mode.

#### **24.1.4. Slave Select (NSS)**

The function of the slave-select (NSS) signal is dependent on the setting of the NSSnMD1 and NSSnMD0 bits in the SPInCN register. There are three possible modes that can be selected with these bits:

- 1. NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPIn operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPIn is always selected in 3-wire mode. Since no select signal is present, SPIn must be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.
- 2. NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPIn operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPIn device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPIn so that multiple master devices can be used on the same SPI bus.
- 3. NSSMD[1:0] = 1x: 4-Wire Master Mode: SPIn operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPIn as a master device.

See [Figure](#page-264-0) 24.2, [Figure](#page-264-1) 24.3, and [Figure](#page-264-2) 24.4 for typical connection diagrams of the various operational modes. **The setting of NSSMD bits affects the pinout of the device.** When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section "21. [Port Input/Output" on page](#page-211-0) 210 for general purpose port I/ O and crossbar information.



### <span id="page-263-0"></span>**24.2. SPI Master Mode Operation**

A SPI master device initiates all data transfers on a SPI bus. SPIn is placed in master mode by setting the Master Enable flag (MSTENn, SPInCN.6). Writing a byte of data to the SPIn data register (SPInDAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPIn master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIFn (SPInCN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPIn master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPInDAT.

When configured as a master, SPIn can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSSnMD1 (SPInCN.3) = 0 and NSSnMD0 (SPInCN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPIn when another master is accessing the bus. When NSS is pulled low in this mode, MSTENn (SPInCN.6) and SPIENn (SPInCN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODFn, SPInCN.5 = 1). Mode Fault will generate an interrupt if enabled. SPIn must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. [Figure](#page-264-0) 24.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSnMD1 (SPInCN.3) = 0 and NSSnMD0 (SPInCN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. [Figure](#page-264-1) 24.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSnMD1 (SPInCN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSnMD0 (SPInCN.2). Additional slave devices can be addressed using general-purpose I/O pins. [Figure](#page-264-2) 24.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.





<span id="page-264-0"></span>**Figure 24.2. Multiple-Master Mode Connection Diagram**



<span id="page-264-1"></span>**Figure 24.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram**



<span id="page-264-2"></span>**Figure 24.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram**



### <span id="page-265-0"></span>**24.3. SPI Slave Mode Operation**

When SPIn is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPIn logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPInDAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPInDAT. Writes to SPInDAT are doublebuffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will load the shift register with the transmit buffer's contents after the last SCK edge of the next (or current) SPI transfer.

When configured as a slave, SPIn can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSnMD1 (SPInCN.3) = 0 and NSSnMD0 (SPInCN.2) = 1. In 4-wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPIn is enabled when NSS is logic 0, and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. [Figure](#page-264-2) 24.4 shows a connection diagram between two slave devices in 4-wire slave mode and a master device.

3-wire slave mode is active when NSSnMD1 (SPInCN.3) = 0 and NSSnMD0 (SPInCN.2) = 0. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPIn must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and reenabling SPIn with the SPIEN bit. [Figure](#page-264-1) 24.3 shows a connection diagram between a slave device in 3 wire slave mode and a master device.

### **24.4. SPI Interrupt Sources**

When SPIn interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

All of the following bits must be cleared by software.

- 1. The SPI Interrupt Flag, SPIFn (SPInCN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPIn modes.
- 2. The Write Collision Flag, WCOLn (SPInCN.6) is set to logic 1 if a write to SPInDAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPInDAT will be ignored, and the transmit buffer will not be written.This flag can occur in all SPIn modes.
- 3. The Mode Fault Flag MODFn (SPInCN.5) is set to logic 1 when SPIn is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTENn and SPIENn bits in SPI0CN are set to logic 0 to disable SPIn and allow another master device to access the bus.
- 4. The Receive Overrun Flag RXOVRNn (SPInCN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.



### **24.5. Serial Clock Phase and Polarity**

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI Configuration Register (SPInCFG). The CKPHA bit (SPInCFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPInCFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIENn bit, SPInCN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in [Figure](#page-266-0) 24.5. For slave mode, the clock and data relationships are shown in [Figure](#page-267-0) 24.6 and [Figure](#page-267-1) 24.7. Note that CKPHA must be set to 0 on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F06x, C8051F12x, C8051F31x, C8051F32x, and C8051F33x.

The SPIn Clock Rate Register (SPInCKR) as shown in [SFR Definition 24.3](#page-271-0) controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4 wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock.



<span id="page-266-0"></span>**Figure 24.5. Master Mode Data/Clock Timing**







<span id="page-267-0"></span>

<span id="page-267-1"></span>



### **24.6. SPI Special Function Registers**

SPI0 and SPI1 are accessed and controlled through four special function registers (8 registers total) in the system controller: SPInCN Control Register, SPInDAT Data Register, SPInCFG Configuration Register, and SPInCKR Clock Rate Register. The special function registers related to the operation of the SPI0 and SPI1 Bus are described in the following figures.



## **SFR Definition 24.1. SPInCFG: SPI Configuration**



SFR Addresses: SPI0CFG = 0xA1, SPI1CFG = 0x84 SFR Pages: SPI0CFG = 0x0, SPI1CFG = 0x0





## **SFR Definition 24.2. SPInCN: SPI Control**



SFR Addresses: SPI0CN = 0xF8, Bit-Addressable; SPI1CN = 0xB0, Bit-Addressable SFR Pages:  $SPIOCN = 0x0$ ,  $SPI1CN = 0x0$ 





### <span id="page-271-0"></span>**SFR Definition 24.3. SPInCKR: SPI Clock Rate**



SFR Addresses: SPI0CKR = 0xA2, SPI1CKR = 0x85 SFR Pages: SPI0CKR = 0x0, SPI1CKR = 0x0



## **SFR Definition 24.4. SPInDAT: SPI Data**



SFR Addresses: SPI0DAT = 0xA3, SPI1DAT = 0x86 SFR Pages: SPI0DAT =  $0x0$ , SPI1DAT =  $0x0$ 







<span id="page-272-0"></span>\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





<span id="page-272-1"></span> $*$  SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

### **Figure 24.9. SPI Master Timing (CKPHA = 1)**





<span id="page-273-0"></span> $*$  SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





<span id="page-273-1"></span>\* SCK is shown for CKPOL =  $0.$  SCK is the opposite polarity for CKPOL = 1.





<span id="page-274-0"></span>

<b>Parameter</b>	<b>Description</b>	Min	<b>Max</b>	<b>Units</b>
Master Mode Timing <sup>®</sup> (See Figure 24.8 and Figure 24.9)				
Тмскн	<b>SCK High Time</b>	1 x T <sub>SYSCLK</sub>		ns
<b>T<sub>MCKL</sub></b>	<b>SCK Low Time</b>	1 x T <sub>SYSCLK</sub>		ns
$\mathsf{T}_{\mathsf{MIS}}$	MISO Valid to SCK Shift Edge	$1 \times T_{\text{SYSCLK}} + 20$		ns
Т <sub>мін</sub>	SCK Shift Edge to MISO Change	0		ns
Slave Mode Timing <sup>*</sup> (See Figure 24.10 and Figure 24.11)				
$\mathsf{T}_{\mathsf{SE}}$	NSS Falling to First SCK Edge	2 x T <sub>SYSCLK</sub>		ns
$\mathsf{T}_{\mathsf{SD}}$	Last SCK Edge to NSS Rising	2 x T <sub>SYSCLK</sub>		ns
$\mathsf{T}_{\mathsf{SEZ}}$	NSS Falling to MISO Valid		4 x T <sub>SYSCLK</sub>	ns
$T_{SDZ}$	NSS Rising to MISO High-Z		4 x T <sub>SYSCLK</sub>	ns
$\mathsf{T}_{\mathsf{CKH}}$	<b>SCK High Time</b>	5 x T <sub>SYSCLK</sub>		ns
<b>T<sub>CKL</sub></b>	<b>SCK Low Time</b>	5 x T <sub>SYSCLK</sub>		ns
$\mathsf{T}_{\mathsf{SIS}}$	MOSI Valid to SCK Sample Edge	2 x T <sub>SYSCLK</sub>		ns
$\mathsf{T}_{\mathsf{SIH}}$	SCK Sample Edge to MOSI Change	2 x T <sub>SYSCLK</sub>		ns
$\mathsf{T}_{\mathsf{SOH}}$	SCK Shift Edge to MISO Change		4 x T <sub>SYSCLK</sub>	ns
$T_{SLH}$	Last SCK Edge to MISO Change $(CKPHA = 1 ONLY)$	6 x T <sub>SYSCLK</sub>	8 x T <sub>SYSCLK</sub>	ns
*Note: T <sub>SYSCLK</sub> is equal to one period of the device system clock (SYSCLK).				

**Table 24.1. SPI Slave Timing Parameters**



## **25. Timers**

Each MCU includes four counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and two are 16-bit auto-reload timer for use with the ADC, SMBus, or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 and Timer 3 offer 16-bit and split 8-bit timer functionality with auto-reload. Additionally, Timer 2 and Timer 3 have a Capture Mode that can be used to measure the SmaRTClock or a Comparator period with respect to another oscillator. This is particularly useful when using Capacitive Touch Switches.



Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M**–** T0M) and the Clock Scale bits (SCA1–SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked (See [SFR Definition 25.1](#page-276-0) for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2 and Timer 3 may be clocked by the system clock, the system clock divided by 12. Timer 2 may additionally be clocked by the SmaRTClock divided by 8 or the Comparator0 output. Timer 3 may additionally be clocked by the external oscillator clock source divided by 8 or the Comparator1 output.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (T0 or T1). Events with a frequency of up to one-fourth the system clock frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.



## <span id="page-276-1"></span><span id="page-276-0"></span>**SFR Definition 25.1. CKCON: Clock Control**



#### SFR Page = 0x0; SFR Address = 0x8E





### <span id="page-277-0"></span>**25.1. Timer 0 and Timer 1**

Each timer is implemented as a 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "12.5. [Interrupt Register Descriptions" on page](#page-131-0) 130); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section "12.5. [Interrupt Register Descriptions" on page](#page-131-0) 130). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1**–**T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently. Each operating mode is described below.

### **25.1.1. Mode 0: 13-bit Counter/Timer**

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4**–**TL0.0. The three upper bits of TL0 (TL0.7**–**TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to [Section](#page-215-0) "21.3. [Priority Crossbar Decoder" on page](#page-215-0) 214 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see [SFR Definition 25.1](#page-276-1)).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal INT0 is active as defined by bit IN0PL in register IT01CF (see [SFR Definition 12.7\)](#page-139-0). Setting GATE0 to 1 allows the timer to be controlled by the external input signal INT0 (see Section "12.5. [Interrupt Register](#page-131-0)  [Descriptions" on page](#page-131-0) 130), facilitating pulse width measurements



### **Table 25.1. Timer 0 Running Modes**

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal INT1 is used with Timer 1; the INT1 polarity is defined by bit IN1PL in register IT01CF (see [SFR Definition 12.7\)](#page-139-0).





**Figure 25.1. T0 Mode 0 Block Diagram**

### **25.1.2. Mode 1: 16-bit Counter/Timer**

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.



### <span id="page-279-0"></span>**25.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload**

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal INT0 is active as defined by bit IN0PL in register IT01CF (see Section "12.6. [External Interrupts INT0 and INT1"](#page-138-0) [on page](#page-138-0) 137 for details on the external input signals INT0 and INT1).



**Figure 25.2. T0 Mode 2 Block Diagram**



### **25.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)**

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.



**Figure 25.3. T0 Mode 3 Block Diagram**



## **SFR Definition 25.2. TCON: Timer Control**





## **SFR Definition 25.3. TMOD: Timer Mode**





## **SFR Definition 25.4. TL0: Timer 0 Low Byte**





## **SFR Definition 25.5. TL1: Timer 1 Low Byte**





## **SFR Definition 25.6. TH0: Timer 0 High Byte**





## **SFR Definition 25.7. TH1: Timer 1 High Byte**





### **25.2. Timer 2**

Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T2SPLIT bit (TMR2CN.3) defines the Timer 2 operation mode. Timer 2 can also be used in Capture Mode to measure the SmaRTClock or the Comparator 0 period with respect to another oscillator. The ability to measure the Comparator 0 period with respect to the system clock is makes using Touch Sense Switches very easy.

Timer 2 may be clocked by the system clock, the system clock divided by 12, SmaRTClock divided by 8, or Comparator 0 output. Note that the SmaRTClock divided by 8 and Comparator 0 output is synchronized with the system clock.

### **25.2.1. 16-bit Timer with Auto-Reload**

When T2SPLIT (TMR2CN.3) is zero, Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, SmaRTClock divided by 8, or Comparator 0 output. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in [Figure](#page-285-0) 25.4, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TMR2L) overflow from 0xFF to 0x00.



<span id="page-285-0"></span>**Figure 25.4. Timer 2 16-Bit Mode Block Diagram**



### **25.2.2. 8-bit Timers with Auto-Reload**

When T2SPLIT is set, Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8-bit timers operate in auto-reload mode as shown in [Figure](#page-286-0) 25.5. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control for TMR2H. TMR2L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, SmaRTClock divided by 8 or Comparator 0 output. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bits (T2XCLK[1:0] in TMR2CN), as follows:





The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled (IE.5), an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.



<span id="page-286-0"></span>**Figure 25.5. Timer 2 8-Bit Mode Block Diagram**



### **25.2.3. Comparator 0/SmaRTClock Capture Mode**

The Capture Mode in Timer 2 allows either Comparator 0 or the SmaRTClock period to be measured against the system clock or the system clock divided by 12. Comparator 0 and the SmaRTClock period can also be compared against each other. Timer 2 Capture Mode is enabled by setting TF2CEN to 1. Timer 2 should be in 16-bit auto-reload mode when using Capture Mode.

When Capture Mode is enabled, a capture event will be generated either every Comparator 0 rising edge or every 8 SmaRTClock clock cycles, depending on the T2XCLK1 setting. When the capture event occurs, the contents of Timer 2 (TMR2H:TMR2L) are loaded into the Timer 2 reload registers (TMR2RLH:TMR2RLL) and the TF2H flag is set (triggering an interrupt if Timer 2 interrupts are enabled). By recording the difference between two successive timer capture values, the Comparator 0 or SmaRT-Clock period can be determined with respect to the Timer 2 clock. The Timer 2 clock should be much faster than the capture clock to achieve an accurate reading.

For example, if T2ML = 1b, T2XCLK1 = 0b, and TF2CEN = 1b, Timer 2 will clock every SYSCLK and capture every SmaRTClock clock divided by 8. If the SYSCLK is 24.5 MHz and the difference between two successive captures is 5984, then the SmaRTClock clock is as follows:

24.5 MHz/(5984/8) = 0.032754 MHz or 32.754 kHz.

This mode allows software to determine the exact SmaRTClock frequency in self-oscillate mode and the time between consecutive Comparator 0 rising edges, which is useful for detecting changes in the capacitance of a Touch Sense Switch.



**Figure 25.6. Timer 2 Capture Mode Block Diagram**


## **SFR Definition 25.8. TMR2CN: Timer 2 Control**



#### SFR Page = 0x0; SFR Address = 0xC8; Bit-Addressable





# **SFR Definition 25.9. TMR2RLL: Timer 2 Reload Register Low Byte**





## **SFR Definition 25.10. TMR2RLH: Timer 2 Reload Register High Byte**







## **SFR Definition 25.11. TMR2L: Timer 2 Low Byte**



SFR Page = 0x0; SFR Address = 0xCC



## **SFR Definition 25.12. TMR2H Timer 2 High Byte**



SFR Page = 0x0; SFR Address = 0xCD





### **25.3. Timer 3**

Timer 3 is a 16-bit timer formed by two 8-bit SFRs: TMR3L (low byte) and TMR3H (high byte). Timer 3 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T3SPLIT bit (TMR2CN.3) defines the Timer 3 operation mode. Timer 3 can also be used in Capture Mode to measure the external oscillator source or the Comparator 1 period with respect to another oscillator. The ability to measure the Comparator 1 period with respect to the system clock is makes using Touch Sense Switches very easy.

Timer 3 may be clocked by the system clock, the system clock divided by 12, external oscillator source divided by 8, or Comparator 1 output. The external oscillator source divided by 8 and Comparator 1 output is synchronized with the system clock.

#### **25.3.1. 16-bit Timer with Auto-Reload**

When T3SPLIT (TMR3CN.3) is zero, Timer 3 operates as a 16-bit timer with auto-reload. Timer 3 can be clocked by SYSCLK, SYSCLK divided by 12, external oscillator clock source divided by 8, or Comparator 1 output. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 3 reload registers (TMR3RLH and TMR3RLL) is loaded into the Timer 3 register as shown in [Figure](#page-291-0) 25.7, and the Timer 3 High Byte Overflow Flag (TMR3CN.7) is set. If Timer 3 interrupts are enabled (if EIE1.7 is set), an interrupt will be generated on each Timer 3 overflow. Additionally, if Timer 3 interrupts are enabled and the TF3LEN bit is set (TMR3CN.5), an interrupt will be generated each time the lower 8 bits (TMR3L) overflow from 0xFF to 0x00.



<span id="page-291-1"></span><span id="page-291-0"></span>**Figure 25.7. Timer 3 16-Bit Mode Block Diagram**



#### <span id="page-292-1"></span>**25.3.2. 8-bit Timers with Auto-Reload**

When T3SPLIT is set, Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in [Figure](#page-292-0) 25.8. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control for TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, the external oscillator clock source divided by 8, or Comparator 1. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bits (T3XCLK[1:0] in TMR3CN), as follows:





The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.



<span id="page-292-2"></span><span id="page-292-0"></span>**Figure 25.8. Timer 3 8-Bit Mode Block Diagram**



#### **25.3.3. Comparator 1/External Oscillator Capture Mode**

The Capture Mode in Timer 3 allows either Comparator 1 or the external oscillator period to be measured against the system clock or the system clock divided by 12. Comparator 1 and the external oscillator period can also be compared against each other.

Setting TF3CEN to 1 enables the Comparator 1/External Oscillator Capture Mode for Timer 3. In this mode, T3SPLIT should be set to 0, as the full 16-bit timer is used.

When Capture Mode is enabled, a capture event will be generated either every Comparator 1 rising edge or every 8 external clock cycles, depending on the T3XCLK1 setting. When the capture event occurs, the contents of Timer 3 (TMR3H:TMR3L) are loaded into the Timer 3 reload registers (TMR3RLH:TMR3RLL) and the TF3H flag is set (triggering an interrupt if Timer 3 interrupts are enabled). By recording the difference between two successive timer capture values, the Comparator 1 or external clock period can be determined with respect to the Timer 3 clock. The Timer 3 clock should be much faster than the capture clock to achieve an accurate reading.

For example, if T3ML = 1b, T3XCLK1 = 0b, and TF3CEN = 1b, Timer 3 will clock every SYSCLK and capture every Comparator 1 rising edge. If SYSCLK is 24.5 MHz and the difference between two successive captures is 350 counts, then the Comparator 1 period is:

 $350 \times (1 / 24.5 \text{ MHz}) = 14.2 \text{ us}.$ 

This mode allows software to determine the exact frequency of the external oscillator in C and RC mode or the time between consecutive Comparator 0 rising edges, which is useful for detecting changes in the capacitance of a Touch Sense Switch.



<span id="page-293-0"></span>**Figure 25.9. Timer 3 Capture Mode Block Diagram**



## <span id="page-294-0"></span>**SFR Definition 25.13. TMR3CN: Timer 3 Control**



#### SFR Page = 0x0; SFR Address = 0x91





## **SFR Definition 25.14. TMR3RLL: Timer 3 Reload Register Low Byte**





## **SFR Definition 25.15. TMR3RLH: Timer 3 Reload Register High Byte**







## **SFR Definition 25.16. TMR3L: Timer 3 Low Byte**



SFR Page = 0x0; SFR Address = 0x94



## **SFR Definition 25.17. TMR3H Timer 3 High Byte**



 $SFR \text{ Page} = 0 \times 0$ ;  $SFR \text{ Address} = 0 \times 95$ 





## **26. Programmable Counter Array**

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and six 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled. The counter/timer is driven by a programmable timebase that can select between seven sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, SmaRTClock divided by 8 ('F912 and 'F902 devices only), Timer 0 overflows, or an external clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8 to 11-Bit PWM, or 16-Bit PWM (each mode is described in [Section "26.3. Capture/Compare Modules" on page 300](#page-301-0)). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in [Figure 26.1.](#page-297-0)

**Important Note:** The PCA Module 5 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. **Access to certain PCA registers is restricted while WDT mode is enabled**. See [Section 26.4](#page-309-0) for details.



**Figure 26.1. PCA Block Diagram**

<span id="page-297-0"></span>

### <span id="page-298-1"></span>**26.1. PCA Counter/Timer**

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. **Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter.** Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2**–**CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in [Table 26.1.](#page-298-0)

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

<span id="page-298-0"></span>



**1.** External oscillator source divided by 8 is synchronized with the system clock.

**2.** SmaRTClock oscillator source divided by 8 is synchronized with the system clock and is only available on 'F912 and 'F902 devices. This setting is reserved on all other devices.







## **26.2. PCA0 Interrupt Sources**

[Figure 26.3](#page-300-0) shows a diagram of the PCA interrupt tree. There are eight independent event flags that can be used to generate a PCA0 interrupt. They are: the main PCA counter overflow flag (CF), which is set upon a 16-bit overflow of the PCA0 counter, an intermediate overflow flag (COVF), which can be set on an overflow from the 8th, 9th, 10th, or 11th bit of the PCA0 counter, and the individual flags for each PCA channel (CCF0, CCF1, CCF2, CCF3, CCF4, and CCF5), which are set according to the operation mode of that module. These event flags are always set when the trigger condition occurs. Each of these flags can be individually selected to generate a PCA0 interrupt, using the corresponding interrupt enable flag (ECF for CF, ECOV for COVF, and ECCFn for each CCFn). PCA0 interrupts must be globally enabled before any individual interrupt sources are recognized by the processor. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1.





<span id="page-300-0"></span>**Figure 26.3. PCA Interrupt Block Diagram**



### <span id="page-301-0"></span>**26.3. Capture/Compare Modules**

Each module can be configured to operate independently in one of six operation modes: edge-triggered capture, software timer, high speed output, frequency output, 8 to 11-bit pulse width modulator, or 16-bit pulse width modulator. Each module has special function registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation. [Table 26.2](#page-301-1) summarizes the bit settings in the PCA0CPMn and PCA0PWM registers used to select the PCA capture/compare module's operating mode. Note that all modules set to use 8, 9, 10, or 11-bit PWM mode must use the same cycle length (8-11 bits). Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt.



#### <span id="page-301-1"></span>**Table 26.2. PCA0CPM and PCA0PWM Bit Settings for PCA Capture/Compare Modules**

**5.** D = Selects whether the Capture/Compare register (0) or the Auto-Reload register (1) for the associated channel is accessed via addresses PCA0CPHn and PCA0CPLn.

**6.** E = When set, a match event will cause the CCFn flag for the associated channel to be set.

**7.** All modules set to 8, 9, 10 or 11-bit PWM mode use the same cycle length setting.



#### **26.3.1. Edge-triggered Capture Mode**

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1. An interrupt request is generated if the CCFn interrupt for that module is enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. If both CAPPn and CAPNn bits are set to logic 1, then the state of the Port pin associated with CEXn can be read directly to determine whether a rising-edge or falling-edge caused the capture.



**Figure 26.4. PCA Capture Mode Diagram**

**Note:** The CEXn input signal must remain high or low for at least 2 system clock cycles to be recognized by the hardware.



#### **26.3.2. Software Timer (Compare) Mode**

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1. An interrupt request is generated if the CCFn interrupt for that module is enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.



**Figure 26.5. PCA Software Timer Mode Diagram**



#### **26.3.3. High-Speed Output Mode**

In High-speed output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1. An interrupt request is generated if the CCFn interrupt for that module is enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode. If ECOMn is cleared, the associated pin will retain its state, and not toggle on the next match event.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.



**Figure 26.6. PCA High-Speed Output Mode Diagram**



#### **26.3.4. Frequency Output Mode**

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 26.1.

$$
F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}
$$

**Note:** A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

#### **Equation 26.1. Square Wave Frequency Output**

Where  $F_{PCA}$  is the frequency of the clock selected by the CPS2–0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register. Note that the MATn bit should normally be set to 0 in this mode. If the MATn bit is set to 1, the CCFn flag for the channel will be set when the 16-bit PCA0 counter and the 16-bit capture/compare register for the channel are equal.



**Figure 26.7. PCA Frequency Output Mode**



#### **26.3.5. 8-Bit, 9-Bit, 10-Bit and 11-Bit Pulse Width Modulator Modes**

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer, and the setting of the PWM cycle length (8, 9, 10 or 11-bits). For backwards-compatibility with the 8-bit PWM mode available on other devices, the 8-bit PWM mode operates slightly different than 9, 10 and 11 bit PWM modes. **It is important to note that all channels configured for 8/9/10/11-bit PWM mode will use the same cycle length.** It is not possible to configure one channel for 8-bit PWM mode and another for 11-bit mode (for example). However, other PCA channels can be configured to Pin Capture, High-Speed Output, Software Timer, Frequency Output, or 16-bit PWM mode independently.

#### **26.3.5.1. 8-Bit Pulse Width Modulator Mode**

The duty cycle of the PWM output signal in 8-bit PWM mode is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see [Figure 26.8](#page-306-0)). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register, and setting the CLSEL bits in register PCA0PWM to 00b enables 8-Bit Pulse Width Modulator mode. If the MATn bit is set to 1, the CCFn flag for the module will be set each time an 8-bit comparator match (rising edge) occurs. The COVF flag in PCA0PWM can be used to detect the overflow (falling edge), which will occur every 256 PCA clock cycles. The duty cycle for 8-Bit PWM Mode is given in Equation 26.2.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

$$
Duty Cycle = \frac{(256 - PCAOCPHn)}{256}
$$

**Equation 26.2. 8-Bit PWM Duty Cycle**

Using Equation 26.2, the largest duty cycle is  $100\%$  (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.



<span id="page-306-0"></span>**Figure 26.8. PCA 8-Bit PWM Mode Diagram**



#### **26.3.5.2. 9/10/11-bit Pulse Width Modulator Mode**

The duty cycle of the PWM output signal in 9/10/11-bit PWM mode should be varied by writing to an "Auto-Reload" Register, which is dual-mapped into the PCA0CPHn and PCA0CPLn register locations. The data written to define the duty cycle should be right-justified in the registers. The auto-reload registers are accessed (read or written) when the bit ARSEL in PCA0PWM is set to 1. The capture/compare registers are accessed when ARSEL is set to 0.

When the least-significant N bits of the PCA0 counter match the value in the associated module's capture/compare register (PCA0CPn), the output on CEXn is asserted high. When the counter overflows from the Nth bit, CEXn is asserted low (see [Figure 26.9\)](#page-307-0). Upon an overflow from the Nth bit, the COVF flag is set, and the value stored in the module's auto-reload register is loaded into the capture/compare register. The value of N is determined by the CLSEL bits in register PCA0PWM.

The 9, 10 or 11-bit PWM mode is selected by setting the ECOMn and PWMn bits in the PCA0CPMn register, and setting the CLSEL bits in register PCA0PWM to the desired cycle length (other than 8-bits). If the MATn bit is set to 1, the CCFn flag for the module will be set each time a comparator match (rising edge) occurs. The COVF flag in PCA0PWM can be used to detect the overflow (falling edge), which will occur every 512 (9-bit), 1024 (10-bit) or 2048 (11-bit) PCA clock cycles. The duty cycle for 9/10/11-Bit PWM Mode is given in Equation 26.2, where N is the number of bits in the PWM cycle.

**Important Note About PCA0CPHn and PCA0CPLn Registers**: When writing a 16-bit value to the PCA0CPn registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

$$
Duty Cycle = \frac{(2^N - PCA0CPn)}{2^N}
$$



**Equation 26.3. 9, 10, and 11-Bit PWM Duty Cycle**

A 0% duty cycle may be generated by clearing the ECOMn bit to 0.

<span id="page-307-0"></span>**Figure 26.9. PCA 9, 10 and 11-Bit PWM Mode Diagram**



#### **26.3.6. 16-Bit Pulse Width Modulator Mode**

A PCA module may also be operated in 16-Bit PWM mode. 16-bit PWM mode is independent of the other (8/9/10/11-bit) PWM modes. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the 16-bit counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn  $=$  1 AND MATn  $=$  1) to help synchronize the capture/compare register writes. If the MATn bit is set to 1, the CCFn flag for the module will be set each time a 16-bit comparator match (rising edge) occurs. The CF flag in PCA0CN can be used to detect the overflow (falling edge). The duty cycle for 16-Bit PWM Mode is given by Equation 26.4.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

$$
Duty Cycle = \frac{(65536 - PCA0CPn)}{65536}
$$

**Equation 26.4. 16-Bit PWM Duty Cycle**

Using Equation 26.4, the largest duty cycle is 100% (PCA0CPn  $= 0$ ), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.



**Figure 26.10. PCA 16-Bit PWM Mode**



#### <span id="page-309-2"></span><span id="page-309-0"></span>**26.4. Watchdog Timer Mode**

A programmable watchdog timer (WDT) function is available through the PCA Module 5. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH5) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, Module 5 operates as a watchdog timer (WDT). The Module 5 high byte is compared to the PCA counter high byte; the Module 5 low byte holds the offset to be used when WDT updates are performed. **The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.** The WDT will generate a reset shortly after code begins execution. To avoid this reset, the WDT should be explicitly disabled (and optionally re-configured and re-enabled if it is used in the system).

#### **26.4.1. Watchdog Timer Operation**

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2**–**CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 5 is forced into software timer mode.
- Writes to the Module 5 mode register (PCA0CPM5) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control bit (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH5 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH5. Upon a PCA0CPH5 write, PCA0H plus the offset held in PCA0CPL5 is loaded into PCA0CPH5 (See [Figure 26.11](#page-309-1)).



<span id="page-309-3"></span><span id="page-309-1"></span>**Figure 26.11. PCA Module 5 with Watchdog Timer Enabled**



The 8-bit offset held in PCA0CPH5 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA clocks) by Equation 26.5, where PCA0L is the value of the PCA0L register at the time of the update.

 $Offset = (256 \times PCA0CPL5) + (256 - PCA0L)$ 

#### **Equation 26.5. Watchdog Timer Offset in PCA Clocks**

The WDT reset is generated when PCA0L overflows while there is a match between PCA0CPH5 and PCA0H. Software may force a WDT reset by writing a 1 to the CCF5 flag (PCA0CN.5) while the WDT is enabled.

#### **26.4.2. Watchdog Timer Usage**

To configure the WDT, perform the following tasks:

- Disable the WDT by writing a 0 to the WDTE bit.
- Select the desired PCA clock source (with the CPS2**–**CPS0 bits).
- Load PCA0CPL5 with the desired WDT update offset value.
- Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- Enable the WDT by setting the WDTE bit to 1.
- Reset the WDT timer by writing to PCA0CPH5.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The watchdog timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit.

<span id="page-310-0"></span>The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL5 defaults to 0x00. Using Equation 26.5, this results in a WDT timeout interval of 256 PCA clock cycles, or 3072 system clock cycles. [Table 26.3](#page-310-0) lists some example timeout intervals for typical system clocks.



#### **Table 26.3. Watchdog Timer Timeout Intervals**



### **26.5. Register Descriptions for PCA0**

Following are detailed descriptions of the special function registers related to the operation of the PCA.

### **SFR Definition 26.1. PCA0CN: PCA Control**



SFR Page = 0x0; SFR Address = 0xD8; Bit-Addressable





## **SFR Definition 26.2. PCA0MD: PCA Mode**





# **SFR Definition 26.3. PCA0PWM: PCA PWM Configuration**



#### SFR Page = 0x0; SFR Address = 0xDF





### **SFR Definition 26.4. PCA0CPMn: PCA Capture/Compare Mode**



SFR Address, Page: PCA0CPM0 = 0xDA, 0x0; PCA0CPM1 = 0xDB, 0x0; PCA0CPM2 = 0xDC, 0x0 PCA0CPM3 = 0xDD, 0x0; PCA0CPM4 = 0xDE, 0x0; PCA0CPM5 = 0xCE, 0x0





## **SFR Definition 26.5. PCA0L: PCA Counter/Timer Low Byte**



SFR Page = 0x0; SFR Address = 0xF9



### **SFR Definition 26.6. PCA0H: PCA Counter/Timer High Byte**



SFR Page = 0x0; SFR Address = 0xFA





### **SFR Definition 26.7. PCA0CPLn: PCA Capture Module Low Byte**



SFR Addresses: PCA0CPL0 = 0xFB, PCA0CPL1 = 0xE9, PCA0CPL2 = 0xEB, PCA0CPL3 = 0xED, PCA0CPL4 = 0xFD, PCA0CPL5 = 0xD2

SFR Pages:  $PCAOCPL0 = 0x0$ ,  $PCAOCPL1 = 0x0$ ,  $PCAOCPL2 = 0x0$ , PCA0CPL3 = 0x0, PCA0CPL4 = 0x0, PCA0CPL5 = 0x0

<b>Bit</b>	<b>Name</b>	<b>Function</b>
7:0		PCA0CPn[7:0]   PCA Capture Module Low Byte.
		The PCA0CPLn register holds the low byte (LSB) of the 16-bit capture module n. This register address also allows access to the low byte of the corresponding PCA channel's auto-reload value for 9, 10, or 11-bit PWM mode. The ARSEL bit in register PCA0PWM controls which register is accessed.
<b>Note:</b> A write to this register will clear the module's ECOM bit to a 0.		

## **SFR Definition 26.8. PCA0CPHn: PCA Capture Module High Byte**



SFR Addresses: PCA0CPH0 = 0xFC, PCA0CPH1 = 0xEA, PCA0CPH2 = 0xEC, PCA0CPH3 = 0xEE, PCA0CPH4 = 0xFE, PCA0CPH5 = 0xD3

SFR Pages:  $PCA0CPH0 = 0x0$ ,  $PCA0CPH1 = 0x0$ ,  $PCA0CPH2 = 0x0$ ,  $PCAOCPH3 = 0x0$ ,  $PCAOCPH4 = 0x0$ ,  $PCAOCPH5 = 0x0$ 





## **27. C2 Interface**

C8051F91x-C8051F90x devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow Flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

#### **27.1. C2 Interface Registers**

The following describes the C2 registers necessary to perform Flash programming through the C2 interface. All C2 registers are accessed through the C2 interface as described in the C2 Interface Specification.

### **C2 Register Definition 27.1. C2ADD: C2 Address**







# **C2 Register Definition 27.2. DEVICEID: C2 Device ID**



C2 Address: 0x00



## <span id="page-318-0"></span>**C2 Register Definition 27.3. REVID: C2 Revision ID**



C2 Address: 0x01





## **C2 Register Definition 27.4. FPCTL: C2 Flash Programming Control**



C2 Address: 0x02



## **C2 Register Definition 27.5. FPDAT: C2 Flash Programming Data**



C2 Address: 0xB4





## **27.2. C2 Pin Sharing**

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and Flash programming may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely "borrow" the C2CK (RST) and C2D pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in [Figure](#page-320-0) 27.1.



**Figure 27.1. Typical C2 Pin Sharing**

<span id="page-320-0"></span>The configuration in [Figure](#page-320-0) 27.1 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The RST pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.



# **DOCUMENT CHANGE LIST**

### **Revision 0.2 to Revision 1.0**

- **Updated specification tables to remove TBDs.**
- Updated power management section to indicate that the low power or precision oscillator must be selected when entering sleep or suspend mode.
- Updated Port I/O chapter with additional clarification on 5 V and 3.3 V tolerance.
- Updated QFN-42 landing diagram and stencil recommendations.
- Updated description of ADC0 12-bit mode.

#### **Revision 1.0 to Revision 1.1**

Removed references to AN338.

#### **Revision 1.1 to Revision 1.2**

- Updated all part numbers in [Table 2.1, "Product Selection Guide," on page 30.](#page-29-0)
- Added package marking diagrams as [Figure 3.3](#page-35-0) and [Figure 3.4](#page-36-0) to help identify the silicon revision.
- Clarified conditions that apply to 'VBAT Ramp Time for Power On' for one-cell mode vs two-cell mode in [Table 4.4, "Reset Electrical Characteristics," on page 59.](#page-58-0)
- Updated [Section "5.2.3. Burst Mode" on page 72](#page-71-0) and [Figure 5.3](#page-72-0) to show difference in behavior between internal convert start signals and external CNVSTR signal.
- Added note about the need to ground the ADC mux before switching to the temperature sensor in [Section "5.8. Temperature Sensor" on page 88](#page-87-0) and in [SFR Definition 5.12](#page-86-0) "ADC0MX".
- Updated titles of [SFR Definition 5.13,](#page-89-0) "TOFFH", and [SFR Definition 5.14](#page-89-1), "TOFFL".
- Updated [Figure 7.4, "CPn Multiplexer Block Diagram,"](#page-104-0) to correct the locations of VDD/DC+, VBAT, Digital Supply, and GND multiplexer inputs.
- Updated [Table 8.1](#page-109-0) to correct number of clock cycles for 'CJNE A, direct, rel'.
- Corrected VDD ramp time reference in item 2 of Section "13.5.1. VDD Maintenance and the VDD [Monitor" on page 143](#page-144-0).
- Updated CPT0WK bit description in [SFR Definition 14.1](#page-156-0), "PMU0CF".
- Added [Section "15.2. 32-bit CRC Algorithm" on page 160](#page-161-0) to illustrate the 32-bit CRC algorithm.
- **Updated the second paragraph of [Section "20.3. SmaRTClock Timer and Alarm Function" on page 204.](#page-205-0)**
- Corrected clock sources associated with T3XCLK settings in [Section "25.3.2. 8-bit Timers with Auto-](#page-292-1)[Reload" on page 291,](#page-292-1) [Figure 25.7,](#page-291-1) [Figure 25.8,](#page-292-2) and [Figure 25.9](#page-293-0) to match the description in [SFR](#page-294-0)  [Definition 25.13.](#page-294-0)
- Replaced incorrect PCA channel references from PCA0CPH2 to PCA0CPH5 in Section ["26.4. Watchdog Timer Mode" on page 308](#page-309-2) and [Figure 26.11](#page-309-3).
- Updated revision listed in [C2 Register Definition 27.3](#page-318-0) to Revision C.

## **Revision 1.2 to Revision 1.3**

- Updated part numbers to Revision D in ["Ordering Information" on page 30](#page-29-1).
- **Updated [Figure 7.4, "CPn Multiplexer Block Diagram,"](#page-104-0) to remove the bar over the CPnOUT signals.**
- **Updated the ["Reset Sources" on page 177](#page-178-0) chapter to reflect the correct state of the RST pin during a** power-on reset.



**NOTES:**

