

CAB008M12GM3

1200 V, 8 mΩ All-Silicon Carbide Half-Bridge Module

V_{DS}	1200 V
R_{DS(on)}	8 mΩ


Technical Features

- Ultra-Low Loss
- High Frequency Operation
- Zero Turn-Off Tail Current from MOSFET
- Normally-Off, Fail-Safe Device Operation

Applications

- EV Chargers
- Solar
- High-Efficiency Converters / Inverters
- Motor & Traction Drives
- Smart-Grid / Grid-Tied Distributed Generation

Package



System Benefits

- Enables Compact, Lightweight Systems
- Increased System Efficiency, due to Low Switching & Conduction Losses of SiC
- Reduced Thermal Requirements and System Cost

Maximum Parameters (Verified by Design)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
V _{DS max}	Drain-Source Voltage			1200	V		
V _{GS max}	Gate-Source Voltage, Maximum Value	-8		+19		Transient, <100 ns	Fig. 33
V _{GS op}	Gate-Source Voltage, Recommended	-4		+15		Static	
I _D	DC Continuous Drain Current (T _{VJ} ≤ 150 °C)		146		A	V _{GS} = 15 V, T _{HS} = 50 °C, T _{VJ} ≤ 150 °C	Fig. 20
	DC Continuous Drain Current (T _{VJ} ≤ 175 °C)		154			V _{GS} = 15 V, T _{HS} = 50 °C, T _{VJ} ≤ 175 °C	
I _{SD BD}	DC Source-Drain Current (Body Diode)		79			V _{GS} = -4 V, T _{HS} = 50 °C, T _{VJ} ≤ 175 °C	
I _{D (pulsed)}	Maximum Pulsed Drain Current			308		t _{pmax} limited by T _{VJ,max} V _{GS} = 15 V, T _{HS} = 50 °C	
T _{VJ op}	Maximum Virtual Junction Temperature under Switching Conditions	-40		150	°C	Operation	
		-40		175	°C	Intermittent with Reduced Life	

MOSFET Characteristics (Per Position) ($T_{VJ} = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	1200			V	$V_{GS} = 0 \text{ V}, T_{VJ} = -40^\circ\text{C}$	
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.8	2.5	3.6		$V_{DS} = V_{GS}, I_D = 46 \text{ mA}$	
			2.1			$V_{DS} = V_{GS}, I_D = 46 \text{ mA}, T_{VJ} = 150^\circ\text{C}$	
I_{DSS}	Zero Gate Voltage Drain Current		5	80	μA	$V_{GS} = 0 \text{ V}, V_{DS} = 1200 \text{ V}$	
I_{GSS}	Gate-Source Leakage Current		0.05	1.5		$V_{GS} = 15 \text{ V}, V_{DS} = 0 \text{ V}$	
$R_{DS(\text{on})}$	Drain-Source On-State Resistance (Devices Only)		8.0	10.4	$\text{m}\Omega$	$V_{GS} = 15 \text{ V}, I_D = 150 \text{ A}$	Fig. 2 Fig. 3
			12.8			$V_{GS} = 15 \text{ V}, I_D = 150 \text{ A}, T_{VJ} = 150^\circ\text{C}$	
			14.4			$V_{GS} = 15 \text{ V}, I_D = 150 \text{ A}, T_{VJ} = 175^\circ\text{C}$	
g_{fs}	Transconductance		107		S	$V_{DS} = 20 \text{ V}, I_{DS} = 150 \text{ A}$	Fig. 4
			101			$V_{DS} = 20 \text{ V}, I_{DS} = 150 \text{ A}, T_{VJ} = 150^\circ\text{C}$	
E_{On}	Turn-On Switching Energy, $T_{VJ} = 25^\circ\text{C}$ $T_{VJ} = 125^\circ\text{C}$ $T_{VJ} = 150^\circ\text{C}$	2.98 3.26 3.44		mJ	$V_{DD} = 600 \text{ V},$ $I_D = 150 \text{ A},$ $V_{GS} = -4 \text{ V}/15 \text{ V},$ $R_{G(OFF)} = 0.0 \Omega, R_{G(ON)} = 1.5 \Omega,$ $L = 40 \mu\text{H}$	Fig. 11 Fig. 13	
E_{Off}	Turn-Off Switching Energy, $T_{VJ} = 25^\circ\text{C}$ $T_{VJ} = 125^\circ\text{C}$ $T_{VJ} = 150^\circ\text{C}$	0.26 0.28 0.28					
$R_{G(\text{int})}$	Internal Gate Resistance	1.68			Ω	$f = 100 \text{ kHz}, V_{AC} = 25 \text{ mV}$	
C_{iss}	Input Capacitance		13.6	nF	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $V_{AC} = 25 \text{ mV}, f = 100 \text{ kHz}$	Fig. 9	
C_{oss}	Output Capacitance		0.56				
C_{rss}	Reverse Transfer Capacitance	43		pF			
Q_{GS}	Gate to Source Charge	160		nC	$V_{DS} = 800 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $I_D = 150 \text{ A}$ Per IEC60747-8-4 pg 21		
Q_{GD}	Gate to Drain Charge	136					
Q_G	Total Gate Charge	472					
$R_{th JH}$	FET Thermal Resistance, Junction to Heatsink	0.363		$^\circ\text{C/W}$			Fig. 17

Diode Characteristics (Per Position) ($T_{VJ} = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
V_{SD}	Body Diode Forward Voltage		5.3		V	$V_{GS} = -4 \text{ V}, I_{SD} = 150 \text{ A}$	Fig. 7
			4.8			$V_{GS} = -4 \text{ V}, I_{SD} = 150 \text{ A}, T_{VJ} = 150^\circ\text{C}$	
			4.7			$V_{GS} = -4 \text{ V}, I_{SD} = 150 \text{ A}, T_{VJ} = 175^\circ\text{C}$	
t_{rr}	Reverse Recovery Time		28		ns	$V_{GS} = -4 \text{ V}, I_{SD} = 150 \text{ A}, V_R = 600 \text{ V}$ $dI/dt = 17.5 \text{ A/ns}, T_{VJ} = 150^\circ\text{C}$	Fig. 32
Q_{RR}	Reverse Recovery Charge		2.8		μC		
I_{RRM}	Peak Reverse Recovery Current		200		A		
E_{RR}	Reverse Recovery Energy, $T_{VJ} = 25^\circ\text{C}$ $T_{VJ} = 125^\circ\text{C}$ $T_{VJ} = 150^\circ\text{C}$		0.24 0.59 0.85		mJ	$V_{DD} = 600 \text{ V}, I_D = 150 \text{ A},$ $V_{GS} = -4 \text{ V}/15 \text{ V}, R_{G(ON)} = 1.5 \Omega,$ $L = 40 \mu\text{H}$	Fig. 14

Module Physical Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
R_{HS}	Package Resistance, M1 (High-Side)		1.02		mΩ	$T_C = 25^\circ\text{C}, I_D = 150 \text{ A}$, Note 1
			1.43			$T_C = 125^\circ\text{C}, I_D = 150 \text{ A}$, Note 1
R_{LS}	Package Resistance, M2 (Low-Side)		0.94		mΩ	$T_C = 25^\circ\text{C}, I_D = 150 \text{ A}$, Note 1
			1.30			$T_C = 125^\circ\text{C}, I_D = 150 \text{ A}$, Note 1
L_{Stray}	Stray Inductance		7.4		nH	Between DC- and DC+, f = 10 MHz
T_C	Case Temperature	-40		125	°C	
W	Weight		39		g	
M_S	Mounting Torque		2.0	2.3	N-m	M4 bolts
V_{isol}	Case Isolation Voltage		3		kV	AC, 50 Hz, 1 min
CTI	Comparative Tracking Index	200				
	Clearance Distance		5.0		mm	Terminal to Terminal
			10.0			Terminal to Heatsink
	Creepage Distance		6.3		mm	Terminal to Terminal
			11.5			Terminal to Heatsink

Note 1 Total Effective Resistance (Per Switch Position) = MOSFET $R_{DS(on)}$ + Switch Position Package Resistance.

NTC Thermistor Characterization

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
R_{NTC}	Rated Resistance		5.0		kΩ	$T_{NTC} = 25^\circ\text{C}$	Fig. 23
$\Delta R/R$	Resistance Tolerance at 25°C	-5		5	%		
$\beta_{25/50}$	Beta Value ($T_2 = 50^\circ\text{C}$)		3380		K		
$\beta_{25/80}$	Beta Value ($T_2 = 80^\circ\text{C}$)		3468		K		
$\beta_{25/100}$	Beta Value ($T_2 = 100^\circ\text{C}$)		3523		K		
P_{Max}	Power Dissipation			10	mW	$T_{NTC} = 25^\circ\text{C}$	

Typical Performance




Figure 1. Output Characteristics for Various Junction Temperatures




Figure 2. Normalized On-State Resistance vs. Drain Current for Various Junction Temperatures




Figure 3. Normalized On-State Resistance vs. Junction Temperature




Figure 4. Transfer Characteristic for Various Junction Temperatures




Figure 5. 3rd Quadrant Characteristic vs. Junction Temperatures at V_{GS} = 15 V










Figure 6. 3rd Quadrant Characteristic vs. Junction Temperatures at V_{GS} = 0 V (Body Diode)

Typical Performance



Typical Performance




Figure 13. MOSFET Switching Energy vs. Junction Temperature




Figure 14. Reverse Recovery Energy vs. Junction Temperature




Figure 15. MOSFET Switching Energy vs. External Gate Resistance




Figure 16. Reverse Recovery Energy vs. External Gate Resistance




Figure 17. MOSFET Junction to Heatsink Transient Thermal Impedance,
 $Z_{th JHS}$ (°C/W)




Figure 18. Forward Bias Safe Operating Area (FBSOA)

Typical Performance




Figure 19. Reverse Bias Safe Operating Area (RBSOA)




Figure 20. Continuous Drain Current Derating vs. Heatsink Temperature




Figure 21. Maximum Power Dissipation Derating vs. Heatsink Temperature




Figure 22. Typical Output Current Capability vs. Switching Frequency (Inverter Application)




Figure 23. Nominal NTC Resistance vs. NTC Temperature

Timing Characteristics




Figure 24. Timing vs. Source Current




Figure 25. dv/dt and di/dt vs. Source Current




Figure 26. Timing vs. Junction Temperature




Figure 27. dv/dt and di/dt vs. Junction Temperature




Figure 28. Timing vs. External Gate Resistance









Figure 29. dv/dt and di/dt vs. External Gate Resistance



Definitions



Schematic and Pin Out



Package Dimension (mm)

