# **EEPROM Serial 32-Kb I<sup>2</sup>C**

#### Description

The CAT24C32 is a EEPROM Serial 32–Kb I<sup>2</sup>C devices, internally organized as 4096 words of 8 bits each.

It features a 32-byte page write buffer and supports the Standard (100 kHz), Fast (400 kHz) and Fast-Plus (1 MHz) I<sup>2</sup>C protocol.

External address pins make it possible to address up to eight CAT24C32 devices on the same bus.

#### Features

- Supports Standard, Fast and Fast–Plus I<sup>2</sup>C Protocol
- 1.7 V to 5.5 V Supply Voltage Range
- 32-Byte Page Write Buffer
- Hardware Write Protection for Entire Memory
- Schmitt Triggers and Noise Suppression Filters on I<sup>2</sup>C Bus Inputs (SCL and SDA)
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial and Extended Temperature Range
- PDIP, SOIC, TSSOP, UDFN, US 8-lead, WLCSP 4-ball and 5-ball Packages
- This Device is Pb-Free, Halogen Free/BFR Free, and RoHS Compliant



# **ON Semiconductor®**

www.onsemi.com





UDFN8 HU4 SUFFIX CASE 517AZ





SOIC-8 WIDE X SUFFIX CASE 751BE




TSSOP-8

**Y SUFFIX** 

WLCSP5 C5A SUFFIX CASE 567JQ

WLCSP4 C4C SUFFIX CASE 567JY




\* In Development; please contact factory for availability

## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

## **DEVICE MARKINGS**



24C32F = Specific Device Code

- = Assembly Location А
- Y = Production Year (Last Digit)

(WLCSP-5)

2

= Production Year (Last Digit)

= Production Month (1–9, O, N, D)

YΜ

= Specific Device Code

2

Y

Μ

- = Production Month (1–9, O, N, D) Μ
- = Last Three Digits of Assembly Lot Number XXX





- В = Specific Device Code
- = Production Year (Last Digit) Υ
- = Production Month (1-9, O, N, D) Μ




C5U	
AXX	
YM	

- C5U = Specific Device Code = Assembly Location А
- XX
  - = Last Two Digits of Assembly Lot Number
- = Production Year (Last Digit) Υ
- = Production Month (1–9, O, N, D) Μ



			_
~	 	~	

- C32F = Specific Device Code
- = Assembly Location А Y
- = Production Year (Last Digit)
- М = Production Month (1–9, O, N, D)
- XXX = Last Three Digits of Assembly Lot Number



**Figure 1. Functional Symbol** 

#### **PIN FUNCTION**

Pin Name	Function		
A0, A1, A2	Device Address		
SDA	Serial Data		
SCL	Serial Clock		
WP	Write Protect		
V <sub>CC</sub>	Power Supply		
V <sub>SS</sub>	Ground		

#### Table 1. ABSOLUTE MAXIMUM RATINGS

Parameters	Ratings	Units
Storage Temperature	−65 to +150	°C
Voltage on any Pin with Respect to Ground (Note 1)	–0.5 to +6.5	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The DC input voltage on any pin should not be lower than -0.5 V or higher than V<sub>CC</sub> + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than V<sub>CC</sub> + 1.5 V, for periods of less than 20 ns.

#### Table 2. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units
N <sub>END</sub> (Note 3)	Endurance	1,000,000	Program/Erase Cycles
T <sub>DR</sub>	Data Retention	100	Years

 These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

3. Page Mode, V<sub>CC</sub> = 5 V, 25°C.

#### Table 3. D.C. OPERATING CHARACTERISTICS

 $(V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C} \text{ and } V_{CC} = 1.7 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified.})$ 

Symbol	Parameter	Test Condi	Min	Мах	Units	
I <sub>CCR</sub>	Read Current	Read, f <sub>SCL</sub> = 400 kHz			1	mA
ICCW	Write Current	Write, f <sub>SCL</sub> = 400 kHz			2	mA
I <sub>SB</sub>	Standby Current	All I/O Pins at GND or $V_{CC}$	$\begin{array}{l} T_A = -40^\circ C \ to \ +85^\circ C \\ V_{CC} \leq 3.3 \ V \end{array}$		1	μΑ
			$\begin{array}{l} T_{A}=-40^{\circ}C \text{ to }+85^{\circ}C\\ V_{CC}>3.3 \text{ V} \end{array}$		3	]
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		5	
۱ <sub>L</sub>	I/O Pin Leakage	Pin at GND or V <sub>CC</sub>			2	μΑ
V <sub>IL</sub>	Input Low Voltage			-0.5	V <sub>CC</sub> x 0.3	V
VIH	Input High Voltage	SCL, SDA Inputs		V <sub>CC</sub> x 0.7	6.5	V
		WP, A0, A1, A2 Inputs		V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	1
V <sub>OL1</sub>	Output Low Voltage	$V_{CC} \geq 2.5$ V, $I_{OL}$ = 3.0 mA			0.4	V
V <sub>OL2</sub>	Output Low Voltage	V <sub>CC</sub> < 2.5 V, I <sub>OL</sub> = 1.0 mA			0.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### Table 4. PIN IMPEDANCE CHARACTERISTICS

 $(V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C} \text{ and } V_{CC} = 1.7 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified.})$ 

Symbol	Parameter	Conditions	Max	Units
C <sub>IN</sub> (Note 4)	SDA I/O Pin Capacitance	$V_{IN} = 0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ f} = 1.0 \text{ MHz}$	8	pF
C <sub>IN</sub> (Note 4)	Input Capacitance (other pins)	$V_{IN} = 0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ f} = 1.0 \text{ MHz}$	6	pF
I <sub>WP</sub> (Note 5)	WP Input Current	$V_{IN} < V_{IH}, V_{CC} = 5.5 V$	130	μA
		$V_{IN} < V_{IH}, V_{CC} = 3.3 V$	120	
		$V_{IN} < V_{IH}, V_{CC} = 1.7 V$	80	
		$V_{IN} > V_{IH}$	2	
I <sub>A</sub> (Note 5)	Address Input Current	$V_{IN} < V_{IH}, V_{CC} = 5.5 V$	50	μΑ
	(A0, A1, A2) Product Rev F	$V_{IN} < V_{IH}, V_{CC} = 3.3 V$	35	
		$V_{IN} < V_{IH}, V_{CC} = 1.7 V$	25	
		$V_{IN} > V_{IH}$	2	

4. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

5. When not driven, the WP, A0, A1 and A2 pins are pulled down to GND internally. For improved noise immunity, the internal pull-down is relatively strong; therefore the external driver must be able to supply the pull-down current when attempting to drive the input HIGH. To conserve power, as the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x V<sub>CC</sub>), the strong pull-down reverts to a weak current source.

#### Table 5. A.C. CHARACTERISTICS

(V\_{CC} = 1.8 V to 5.5 V, T\_A = -40 ^{\circ}C to +125  $^{\circ}C$  and V\_{CC} = 1.7 V to 5.5 V, T\_A = -40 ^{\circ}C to +85  $^{\circ}C$ .) (Note 6)

		Standard V <sub>CC</sub> = 1.7 V – 5.5 V		Fast V <sub>CC</sub> = 1.7 V – 5.5 V		Fast-Plus (Note 9) $V_{CC} = 2.5 V - 5.5 V$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
F <sub>SCL</sub>	Clock Frequency		100		400		1,000	kHz
t <sub>HD:STA</sub>	START Condition Hold Time	4		0.6		0.25		μs
t <sub>LOW</sub>	Low Period of SCL Clock	4.7		1.3		0.45		μs
thigh	High Period of SCL Clock	4		0.6		0.40		μs
t <sub>SU:STA</sub>	START Condition Setup Time	4.7		0.6		0.25		μs
t <sub>HD:DAT</sub>	Data In Hold Time	0		0		0		μs
t <sub>SU:DAT</sub>	Data In Setup Time	250		100		50		ns
t <sub>R</sub> (Note 7)	SDA and SCL Rise Time		1,000		300		100	ns
t <sub>F</sub> (Note 7)	SDA and SCL Fall Time		300		300		100	ns
t <sub>SU:STO</sub>	STOP Condition Setup Time	4		0.6		0.25		μs
t <sub>BUF</sub>	Bus Free Time Between STOP and START	4.7		1.3		0.5		μs
t <sub>AA</sub>	SCL Low to Data Out Valid		3.5		0.9		0.40	μs
t <sub>DH</sub> (Note 7)	Data Out Hold Time	100		100		50		ns
T <sub>i</sub> (Note 7)	Noise Pulse Filtered at SCL and SDA Inputs		100		100		100	ns
t <sub>SU:WP</sub>	WP Setup Time	0		0		0		μs
t <sub>HD:WP</sub>	WP Hold Time	2.5		2.5		1		μs
t <sub>WR</sub>	Write Cycle Time		5		5		5	ms
t <sub>PU</sub> (Notes 7, 8)	Power-up to Ready Mode		1		1		1	ms

6. Test conditions according to "A.C. Test Conditions" table.

7. Tested initially and after a design or process change that affects this parameter.
8. t<sub>PU</sub> is the delay between the time V<sub>CC</sub> is stable and the device is ready to accept commands.
9. Fast–Plus (1 MHz) speed class available for product revision "F". The die revision "F" is identified by letter "F" or a dedicated marking code on top of the package.

#### Table 6. A.C. TEST CONDITIONS

Input Drive Levels	0.2 x V <sub>CC</sub> to 0.8 x V <sub>CC</sub>
Input Rise and Fall Time	≤ 50 ns
Input Reference Levels	$0.3 \times V_{CC}, 0.7 \times V_{CC}$
Output Reference Level	0.5 x V <sub>CC</sub>
Output Test Load	Current Source I <sub>OL</sub> = 3 mA (V <sub>CC</sub> $\ge$ 2.5 V); I <sub>OL</sub> = 1 mA (V <sub>CC</sub> < 2.5 V); C <sub>L</sub> = 100 pF

### Power-On Reset (POR)

Each CAT24C32 incorporates Power–On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The device will power up into Standby mode after  $V_{CC}$  exceeds the POR trigger level and will power down into Reset mode when  $V_{CC}$  drops below the POR trigger level. This bi–directional POR behavior protects the device against 'brown–out' failure following a temporary loss of power.

## **Pin Description**

**SCL:** The Serial Clock input pin accepts the clock signal generated by the Master.

**SDA:** The Serial Data I/O pin accepts input data and delivers output data. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

 $A_0$ ,  $A_1$  and  $A_2$ : The Address inputs set the device address that must be matched by the corresponding Slave address bits. The Address inputs are hard-wired HIGH or LOW allowing for up to eight devices to be used (cascaded) on the same bus. When left floating, these pins are pulled LOW internally. The Address inputs are not available for use with WLCSP 4-ball and 5-ball.

**WP:** When pulled HIGH, the Write Protect input pin inhibits all write operations. When left floating, this pin is pulled LOW internally. The WP input is not available for the WLCSP 4–ball, therefore all write operations are allowed for the device in this package.

#### **Functional Description**

The CAT24C32 supports the Inter–Integrated Circuit (I<sup>2</sup>C) Bus protocol. The protocol relies on the use of a Master device, which provides the clock and directs bus traffic, and Slave devices which execute requests. The CAT24C32 operates as a Slave device. Both Master and Slave can transmit or receive, but only the Master can assign those roles.

## I<sup>2</sup>C Bus Protocol

The 2-wire  $I^2C$  bus consists of two lines, SCL and SDA, connected to the V<sub>CC</sub> supply via pull-up resistors. The Master provides the clock to the SCL line, and either the Master or the Slaves drive the SDA line. A '0' is transmitted by pulling a line LOW and a '1' by letting it stay HIGH. Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics). During data transfer, SDA must remain stable while SCL is HIGH.

## **START/STOP Condition**


An SDA transition while SCL is HIGH creates a START or STOP condition (Figure 2). The START consists of a HIGH to LOW SDA transition, while SCL is HIGH. Absent the START, a Slave will not respond to the Master. The STOP completes all commands, and consists of a LOW to HIGH SDA transition, while SCL is HIGH.

#### **Device Addressing**

The Master addresses a Slave by creating a START condition and then broadcasting an 8-bit Slave address. For the CAT24C32, the first four bits of the Slave address are set to 1010 (Ah); the next three bits,  $A_2$ ,  $A_1$  and  $A_0$ , must match the logic state of the similarly named input pins. The devices in WLCSP (C5A and C4C) respond only to the Slave Address with  $A_2 A_1 A_0 = 0 \ 0$ . The R/W bit tells the Slave whether the Master intends to read (1) or write (0) data (Figure 3).


#### Acknowledge

During the 9<sup>th</sup> clock cycle following every byte sent to the bus, the transmitter releases the SDA line, allowing the receiver to respond. The receiver then either acknowledges (ACK) by pulling SDA LOW, or does not acknowledge (NoACK) by letting SDA stay HIGH (Figure 4). Bus timing is illustrated in Figure 5.



\* The devices in WLCSP 4-ball and 5-ball respond only to Slave Address byte with  $A_2 A_1 A_0 = 0.00$ 

Figure 3. Slave Address Bits



#### WRITE OPERATIONS

#### **Byte Write**

To write data to memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the R/W bit set to '0'. The Master then sends two address bytes and a data byte and concludes the session by creating a STOP condition on the bus. The Slave responds with ACK after every byte sent by the Master (Figure 6). The STOP starts the internal Write cycle, and while this operation is in progress (t<sub>WR</sub>), the SDA output is tri–stated and the Slave does not acknowledge the Master (Figure 7).

#### Page Write

The Byte Write operation can be expanded to Page Write, by sending more than one data byte to the Slave before issuing the STOP condition (Figure 8). Up to 32 distinct data bytes can be loaded into the internal Page Write Buffer starting at the address provided by the Master. The page address is latched, and as long as the Master keeps sending data, the internal byte address is incremented up to the end of page, where it then wraps around (within the page). New data can therefore replace data loaded earlier. Following the STOP, data loaded during the Page Write session will be written to memory in a single internal Write cycle ( $t_{WR}$ ).

#### Acknowledge Polling


As soon (and as long) as internal Write is in progress, the Slave will not acknowledge the Master. This feature enables the Master to immediately follow–up with a new Read or Write request, rather than wait for the maximum specified Write time ( $t_{WR}$ ) to elapse. Upon receiving a NoACK response from the Slave, the Master simply repeats the request until the Slave responds with ACK.

#### **Hardware Write Protection**

With the WP pin held HIGH, the entire memory is protected against Write operations. If the WP pin is left floating or is grounded, it has no impact on the Write operation. The state of the WP pin is strobed on the last falling edge of SCL immediately preceding the 1<sup>st</sup> data byte (Figure 9). If the WP pin is HIGH during the strobe interval, the Slave will not acknowledge the data byte and the Write request will be rejected.

#### **Delivery State**

The CAT24C32 is shipped erased, i.e., all bytes are FFh.



## **READ OPERATIONS**

#### **Immediate Read**

To read data from memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '1'. The Slave responds with ACK and starts shifting out data residing at the current address. After receiving the data, the Master responds with NoACK and terminates the session by creating a STOP condition on the bus (Figure 10). The Slave then returns to Standby mode.


#### Selective Read

To read data residing at a specific address, the selected address must first be loaded into the internal address register. This is done by starting a Byte Write sequence, whereby the Master creates a START condition, then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '0' and then sends two address bytes to the Slave. Rather than completing the Byte

Write sequence by sending data, the Master then creates a START condition and broadcasts a Slave address with the  $R/\overline{W}$  bit set to '1'. The Slave responds with ACK after every byte sent by the Master and then sends out data residing at the selected address. After receiving the data, the Master responds with NoACK and then terminates the session by creating a STOP condition on the bus (Figure 11).

#### **Sequential Read**

If, after receiving data sent by the Slave, the Master responds with ACK, then the Slave will continue transmitting until the Master responds with NoACK followed by STOP (Figure 12). During Sequential Read the internal byte address is automatically incremented up to the end of memory, where it then wraps around to the beginning of memory.



## **ORDERING INFORMATION**

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Lead Finish	Shipping <sup>†</sup>
CAT24C32HU4I-GT3	C5U	UDFN8	I = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT24C32C5ATR	2	WLCSP5	I = Industrial (-40°C to +85°C)	SnAgCu	Tape & Reel, 5,000 Units / Reel
CAT24C32C5CTR	Р	WLCSP5 with Die Coat	I = Industrial (-40°C to +85°C)	SnAgCu	Tape & Reel, 5,000 Units / Reel
CAT24C32C4CTR	В	WLCSP4 with Die Coat	I = Industrial (-40°C to +85°C)	SnAg	Tape & Reel, 5,000 Units / Reel
CAT24C32XI-T2 (Note 14)	TBD	SOIC-8	I = Industrial (-40°C to +85°C)	Matte-Tin	Tape & Reel, 2,000 Units / Reel
CAT24C32WI-GT3	24C32F	SOIC-8, JEDEC	I = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT24C32YI-GT3	C32F	TSSOP-8	I = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAT24C32USI-T3 (In Development)	TBD	US8	I = Industrial (-40°C to +85°C)	Matte-Tin	Tape & Reel, 3,000 Units / Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
10. All packages are RoHS-compliant (Lead-free, Halogen-free).
11. The standard lead finish is NiPdAu.


12. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. 13. Caution: The EEPROM devices delivered in WLCSP must never be exposed to ultraviolet light. When exposed to ultraviolet light

the EEPROM cells lose their stored data.


14. In development.

ON Semiconductor is licensed by the Philips Corporation to carry the I<sup>2</sup>C bus protocol.









DIMENSIONS: MILLIMETERS

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

 
 DOCUMENT NUMBER:
 98AON82067F
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.


 DESCRIPTION:
 WLCSP5, 1.34X0.91
 PAGE 1 OF 1

 ON Semiconductor and ON semiconductor components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





SCALE 4:1



DATE 07 MAR 2017

WLCSP4, 0.77x0.77 CASE 567JY **ISSUE C** 

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME
- 2. 3.
- DIMENSIONING AND TOLERANCING PEH ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. DATUM C, THE SEATING PLANE, IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. COPLANARITY APPLIES TO SPHERICAL CROWNS OF 4.
- THE SOLDER BALLS. 5. DIMENSION b IS MEASURED AT THE MAXIMUM
- CONTACT BALL DIAMETER PARALLEL TO DATUM C. BACKSIDE COATING IS OPTIONAL. 6.

Dr	BACKSIDE COATING IS OF HOMP						
		MI	MILLIMETERS				
	DIM	MIN NOM MAX					
	Α			0.35			
	A1	0.04	0.06	0.08			
	A2	0.23 REF					
	A3	(	0.025 RE	=			
	b	0.15	0.155	0.16			
	D	0.75	0.77	0.79			
	Е	0.75	0.77	0.79			
	е	0.40 BSC					





= Specific Device Code Х

Y = Year W = Work Week

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator. "G" or microdot " .". may or may not be present.

*For additional information on our Pb-Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.

0.40 PITCH DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98AON85186F	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	WLCSP4, 0.77X0.77		PAGE 1 OF 1
ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.			


© Semiconductor Components Industries, LLC, 2019

PITCH




SOIC 8, 150 mils CASE 751BD-01 ISSUE O

DATE 19 DEC 2008



TOP VIEW

SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
с	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°



θ

END VIEW

h 4

SIDE VIEW

#### Notes:

(1) All dimensions are in millimeters. Angles in degrees.
 (2) Complies with JEDEC MS-012.


DOCUMENT NUMBER:	98AON34272E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC 8, 150 MILS		PAGE 1 OF 1
ON Semiconductor and unterpretended of the semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights for there.			

 $\ensuremath{\textcircled{}}$  Semiconductor Components Industries, LLC, 2019




**TSSOP8, 4.4x3** CASE 948AL-01 ISSUE O


DATE 19 DEC 2008



SYMBOL	MIN	NOM	MAX
А			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
с	0.09		0.20
D	2.90	3.00	3.10
E	6.30	6.40	6.50
E1	4.30	4.40	4.50
е		0.65 BSC	
L		1.00 REF	
L1	0.50	0.60	0.75
θ	0°		8°

TOP VIEW





#### Notes:

All dimensions are in millimeters. Angles in degrees.
 Complies with JEDEC MO-153.

SIDE VIEW

DOCUMENT NUMBER:	98AON34428E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP8, 4.4X3		PAGE 1 OF 1	
ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.				