# **Digital Potentiometers (POTs)** with 128 Taps and I<sup>2</sup>C Interface

## Description

CAT5136, CAT5137, and CAT5138 are a family of digital POTs operating like mechanical potentiometers in various configurations. The tap points between the 127 equal resistive elements are connected to the wiper output via CMOS switches. The switches are controlled by a 7-bit Wiper Control Register (WCR) via the I<sup>2</sup>C serial bus. CAT5136 is configured as a variable resistor. CAT5137 and CAT5138 are resistive voltage dividers, with one terminal of the potentiometer connected to GND. CAT5137 and CAT5138 have different device IDs, which makes it possible to use both on the same I<sup>2</sup>C bus. Upon power-up, the WCR is set to mid-scale (1000000).

## Features

- Single Linear Digital Potentiometer with 128 Taps
- End-to-End Resistance of 10 k $\Omega,$  50 k $\Omega$  and 100 k $\Omega$
- I<sup>2</sup>C Interface
- Wiper goes to Midscale at Power-up
- Digital Supply Range (V<sub>DD</sub>): 2.7 V to 5.5 V
- Low Standby Current
- Industrial Temperature Range: -40°C to +85°C
- 6-pin SC-70 Package
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

### **Typical Applications**


- LCD Screen Adjustment
- Volume Control
- Mechanical Potentiometer Replacement
- Gain Adjustment
- Line Impedance Matching
- VCOM Setting Adjustments



## **ON Semiconductor®**

http://onsemi.com


SC-70 SD SUFFIX CASE 419AD



See detailed pin function descriptions on page 2.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.





## Table 1. PIN FUNCTION DESCRIPTION

|         | Pin No.         |          |  |
|---------|-----------------|----------|--|
| CAT5136 | CAT5137/CAT5138 | Pin Name | Description  |
| 1       | 1               | VDD      | Digital Supply Voltage (2.7 V to 5.5 V)  |
| 2       | 2               | GND      | Ground   |
| 3       | 3               | SCL      | Serial Bus Clock input for the I <sup>2</sup> C Serial Bus. This clock is used to clock all data transfers into and out of the CAT5136-8   |
| 4       | 4               | SDA      | Serial Data Input/Output – Bidirectional Serial Data pin used to transfer data into and out of the CAT5136–8. This is an Open-Drain I/O and can be wire OR'd with other Open-Drain (or Open Collector) I/Os. |
| 5       | 5               | RW       | Wiper Terminal for the potentiometer   |
| 6       | -               | RL       | Low Reference Terminal for the potentiometer   |
| -       | 6               | RH       | High Reference Terminal for the potentiometer  |

### Table 2. ABSOLUTE MAXIMUM RATINGS

| Parameter   | Symbol           | Range                         | Unit |
|---|------------------|-------------------------------|------|
| Temperature Under Bias  |                  | –55 to +125                   | °C   |
| Storage Temperature Range   | T <sub>STG</sub> | –65 to 150                    | °C   |
| Voltage on any SDA, SCL, A0 & A1 pins with respect to Ground (Note 1) |                  | –0.3 to V <sub>DD</sub> + 0.3 | V    |
| Voltage on RH, RL & RW pins with respect to Ground                    |                  | –0.3 to V <sub>DD</sub> + 0.3 | V    |
| V <sub>DD</sub> with respect to Ground                                |                  | –0.3 to +6                    | V    |
| Wiper Current (10 sec)  |                  | ±6                            | mA   |
| Lead Soldering temperature (10 sec)                                   |                  | +300                          | °C   |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Latch-up protection is provided for stresses up to 100 mA on address and data pins from -0.3 V to V<sub>DD</sub> +0.3 V.

## Table 3. RECOMMENDED OPERATION CONDITIONS

| Parameter                   | Symbol          | Value        | Unit |
|-----------------------------|-----------------|--------------|------|
| Digital Supply Voltage      | V <sub>DD</sub> | +2.7 to +5.5 | V    |
| Operating Temperature Range |                 | -40 to +85   | °C   |

|   |  |   |     | Limits   |          |                 |
|---|--|---|-----|----------|----------|-----------------|
| Parameter                                   | Symbol   | Test Conditions   | Min | Тур      | Max      | Units           |
| Potentiometer Resistance (10 k $\Omega$ )   | R <sub>POT</sub>                               |   |     | 10       |          | kΩ              |
| Potentiometer Resistance (50 k $\Omega$ )   | R <sub>POT</sub>                               |   |     | 50       |          | kΩ              |
| Potentiometer Resistance (100 k $\Omega$ )  | R <sub>POT</sub>                               |   |     | 100      |          | kΩ              |
| Potentiometer Resistance Tolerance          | R <sub>TOL</sub>                               |   |     |          | ±20      | %               |
| Power Rating                                |  | 25°C  |     |          | 50       | mW              |
| Wiper Current                               | I <sub>W</sub>                                 |   |     |          | ±3       | mA              |
| Wiper Resistance                            | R <sub>W</sub>                                 | V <sub>DD</sub> = 3.3 V   |     | 85       | 200      | Ω               |
| Voltage on $R_W$ , $R_H$ or $R_L$           | V <sub>TERM</sub>                              | GND = 0 V; V <sub>DD</sub> = 2.7 V to +5.5 V                            | GND |          | $V_{DD}$ | V               |
| Resolution                                  | RES  |   |     | 0.78     |          | %               |
| Integral Non-Linearity (Note 3)             | INL  | V <sub>W(n)(actual)</sub> - V <sub>W(n)(expected)</sub><br>(Notes 6, 7) |     |          | ±1       | LSB<br>(Note 5) |
| Differential Non-Linearity (Note 4)         | DNL  | V <sub>W(n+1)</sub> - [V <sub>W(n)</sub> +LSB] (Notes 6, 7)             |     |          | 1        | LSB<br>(Note 5) |
| Resistor Integral Non-Linearity             | R <sub>INL</sub>                               | R <sub>n</sub> – n*LSB (Notes 6, 8)                                     |     |          | ± 2      | LSB<br>(Note 5) |
| Resistor Differential Non-Linearity         | R <sub>DNL</sub>                               | R <sub>n</sub> – [R <sub>n-1</sub> + LSB] (Notes 6, 8)                  |     |          | ± 1      | LSB<br>(Note 5) |
| Temperature Coefficient of R <sub>POT</sub> | T <sub>CRPOT</sub>                             | (Note 2)  |     | ±300     |          | ppm/°C          |
| Ratiometric Temperature Coefficient         | T <sub>CRatio</sub>                            | (Note 2)  |     | 1        | 30       | ppm/°C          |
| Potentiometer Capacitances                  | C <sub>H</sub> /C <sub>L</sub> /C <sub>W</sub> | (Note 2)  |     | 10/10/25 |          | pF              |
| Frequency Response                          | fc   | R <sub>POT</sub>  |     | 0.4      |          | MHz             |

### Table 4. POTENTIOMETERS CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

2. This parameter is tested initially and after a design or process change that affects the parameter.

3. Integral Non-Linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

4. Differential Non-Linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. 5. LSB =  $(R_{HM} - R_{LM})/127$ ; where  $R_{HM}$  and  $R_{LM}$  are the highest and lowest measured values on the wiper terminal.

 $\begin{array}{l} \textbf{C} = 0 \quad \textbf{C} = 1, \textbf{C} =$ 

## Table 5. D.C. ELECTRICAL CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

| Parameter                                    | Symbol               | Test Conditions   | Min                   | Max                   | Units |
|--|----------------------|---|-----------------------|-----------------------|-------|
| Power Supply Current<br>(Write/Read)         | I <sub>DD</sub>      | F <sub>SCL</sub> = 400 kHz, SDA Open,<br>V <sub>DD</sub> = 5.5 V, Input = GND |                       | 200                   | μΑ    |
| Standby Current                              | I <sub>SB(VDD)</sub> | $V_{\text{IN}}$ = GND or $V_{\text{DD}}$ , SDA = $V_{\text{DD}}$              |                       | 0.5                   | μΑ    |
| Input Leakage Current                        | Ι <sub>LI</sub>      | $V_{IN} = GND$ to $V_{DD}$  | -1                    | 1                     | μΑ    |
| Output Leakage Current                       | I <sub>LO</sub>      | $V_{OUT} = GND$ to $V_{DD}$   | -1                    | 1                     | μΑ    |
| Input Low Voltage                            | V <sub>IL</sub>      |   | -0.3                  | V <sub>DD</sub> x 0.3 | V     |
| Input High Voltage                           | V <sub>IH</sub>      |   | V <sub>DD</sub> x 0.7 | V <sub>DD</sub> + 0.3 | V     |
| Output Low Voltage (V <sub>DD</sub> = 3.0 V) | V <sub>OL</sub>      | I <sub>OL</sub> = 3 mA  |                       | 0.4                   | V     |

## **Table 6. A.C. CHARACTERISTICS**

| Parameter (see Figure 6)                                      | Symbol                    | Min | Тур | Max | Units |
|---|---------------------------|-----|-----|-----|-------|
| Clock Frequency   | F <sub>SCL</sub>          |     |     | 400 | kHz   |
| Noise Suppression Time Constant at SCL & SDA Inputs           | T <sub>I</sub> (Note 9)   |     |     | 50  | ns    |
| SCL Low to SDA Data Out and ACK Out                           | t <sub>AA</sub>           |     |     | 1   | μs    |
| Time the bus must be free before a new transmission can start | t <sub>BUF</sub> (Note 9) | 1.2 |     |     | μs    |
| Start Condition Hold Time                                     | t <sub>HD:STA</sub>       | 0.6 |     |     | μs    |
| Clock Low Period  | tLOW                      | 1.2 |     |     | μs    |
| Clock High Period   | tніgн                     | 0.6 |     |     | μs    |
| Start Condition Setup Time (for a Repeated Start Condition)   | t <sub>SU:STA</sub>       | 0.6 |     |     | μs    |
| Data In Setup Time  | t <sub>SU:DAT</sub>       | 100 |     |     | ns    |
| Data in Hold Time   | t <sub>HD:DAT</sub>       | 0   |     |     | μs    |
| SDA and SCL Rise Time   | t <sub>R</sub> (Note 9)   |     |     | 0.3 | μs    |
| SDA and SCL Fall Time   | t <sub>F</sub> (Note 9)   |     |     | 300 | ns    |
| Stop Conditions Setup Time                                    | t <sub>SU:STO</sub>       | 0.6 |     |     | μs    |
| Data Out Hold Time  | t <sub>DH</sub>           | 100 |     | 1   | ns    |

9. This parameter is tested initially and after a design or process change that affects the parameter.

## Table 7. CAPACITANCE ( $T_A = 25^{\circ}C$ , f = 1.0 MHz, $V_{DD} = 5.0 \text{ V}$ )

| Parameter                           | Symbol           | Test Conditions                  | Min | Тур | Max | Unit |
|-------------------------------------|------------------|----------------------------------|-----|-----|-----|------|
| Input/Output Capacitance (SDA, SDC) | C <sub>I/O</sub> | V <sub>I/O</sub> = 0 V (Note 10) |     |     | 10  | pF   |

10. This parameter is tested initially and after a design or process change that affects the parameter.

## Table 8. POWER-UP TIMING (Notes 11, 12)

| Symbol           | Parameter                   | Min | Max | Units |
|------------------|-----------------------------|-----|-----|-------|
| t <sub>PUR</sub> | Power-up to Read Operation  |     | 1   | ms    |
| t <sub>PUW</sub> | Power-up to Write Operation |     | 1   | ms    |

11. This parameter is tested initially and after a design or process change that affects the parameter. 12.  $t_{PUR}$  and  $t_{PUW}$  are the delays required from the time  $V_{DD}$  is stable until the specified operation can be initiated.

### Table 9. WIPER TIMING

| Symbol            | Parameter                                     | Min | Max | Units |
|-------------------|---|-----|-----|-------|
| t <sub>WRPO</sub> | Wiper Response Time After Power Supply Stable | 5   | 10  | μs    |
| t <sub>WRL</sub>  | Wiper Response Time After Instruction Issued  | 5   | 10  | μs    |

## **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 6. Bus Timing

## SERIAL BUS PROTOCOL

The following defines the features of the I<sup>2</sup>C bus protocol:

- 1. Data transfer may be initiated only when the bus is not busy.
- 2. During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock is high will be interpreted as a START or STOP condition.

The device controlling the transfer is a master, typically a processor or controller, and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the CAT513x will be considered a slave device in all applications.

## **START Condition**

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT513x monitors the SDA and SCL lines and will not respond until this condition is met (see Figure 7).

## STOP Condition

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition (see Figure 7).

## Acknowledge

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data (see Figure 8).

The CAT513x responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.

When the CAT513x is in a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT513x will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition.




Figure 8. Acknowledge Condition

## **DEVICE DESCRIPTION**

## Slave Address Instruction Byte Description

The first byte sent to the CAT513x from the master processor is called the Slave Address Byte. The most significant seven bits of the slave address are a device type identifier. For CAT5136 and CAT5137 these bits are fixed at 0101110. For CAT5138, they are 0111110. This allows both CAT5137 and CAT5138, which are functionally identical, to reside on the same bus (refer to Table 10). Only the device with slave address matching the input byte will be accessed by the master.

The last bit is the READ/WRITE bit and determines the function to be performed. If it is a "1" a read command is initiated and if it is a "0" a write is initiated.

After the Master sends a START condition and the slave address byte, the CAT513x monitors the bus and responds with an acknowledge when its address matches the transmitted slave address.

|         |     |     | Devic | e Type Ide | entifier |     |     |            |
|---------|-----|-----|-------|------------|----------|-----|-----|------------|
| Device  | ID6 | ID5 | ID4   | ID3        | ID2      | ID1 | ID0 | Read/Write |
| CAT5136 | 0   | 1   | 0     | 1          | 1        | 1   | 0   | R/W        |
| CAT5137 | 0   | 1   | 0     | 1          | 1        | 1   | 0   | R/W        |
| CAT5138 | 0   | 1   | 1     | 1          | 1        | 1   | 0   | R/W        |
|         |     |     |       |            |          |     |     | (LOD)      |

## Table 10. BYTE 1 SLAVE ADDRESS AND INSTRUCTION BYTE

(MSB)

## (LSB)

## Wiper Control Register (WCR) Description

The CAT513x contains a 7-bit volatile Wiper Control Register which is decoded to select one of the 128 switches along its resistor array. The Wiper Control Register loses its contents when the CAT513x is powered-down. At power-up, the register is loaded with the midscale value 40h. The contents of the WCR may be read or changed directly by the host using a READ/WRITE command on the I<sup>2</sup>C bus (see Table 1 to access WCR). Since the CAT513x will only make use of the 7 LSB bits, the first data bit, or MSB, is ignored on write instructions and will always come back as a "0" on read commands.

A write operation (see Table 11) requires a Start condition, followed by a valid slave address byte, a valid address byte 00h, a data byte and a STOP condition. After each of the three bytes, the CAT513x responds with an acknowledge. After the third byte, the data is written to the Wiper Control Register, and the wiper changes position accordingly.

A read operation (see Table 12) requires a Start condition, followed by a valid slave address byte for write, a valid address byte 00h, a second START and a second slave address byte for read. After each of the three bytes, the CAT513x responds with an acknowledge and then the device transmits the data byte. The master terminates the read operation by issuing a STOP condition following the last bit of Data byte.

### Table 11. WRITE OPERATION

CAT5136 and CAT5137

| F                 |                  | ́ |   |   |   |   |   |   |   |   |                 |  | 2nd byte |  |  |  |     |   |   |    |       | 3rd  | byte |    |    |     |      |   |
|-------------------|------------------|---|---|---|---|---|---|---|---|---|-----------------|--|----------|--|--|--|-----|---|---|----|-------|------|------|----|----|-----|------|---|
| STAR <sup>-</sup> | SLAVE<br>ADDRESS |   |   |   |   |   |   |   |   | A | ADDRESS<br>BYTE |  |          |  |  |  | ACK |   |   | DA | ATA E | BYTE | E IN |    |    | ACK | STOP |   |
| S                 | 0                | 1 | 0 | 1 | 1 | 1 | 0 | 0 | А | 0 | 00000000        |  |          |  |  |  | 0   | А | х | D6 | D5    | D4   | D3   | D2 | D1 | D0  | А    | Ρ |

|       |               | 1st byte |   |   |   |   |   |     |                 |   | 2nd byte |     |   |   |   |     |    | 3rd byte |      |    |    |    |     |      |    |    |   |   |
|-------|---------------|----------|---|---|---|---|---|-----|-----------------|---|----------|-----|---|---|---|-----|----|----------|------|----|----|----|-----|------|----|----|---|---|
| START | SLAVE ADDRESS |          |   |   |   |   |   | ACK | ADDRESS<br>BYTE |   |          |     |   |   |   |     | DA | TA E     | BYTE | IN |    |    | ACK | STOP |    |    |   |   |
| s     | 0             | 1        | 1 | 1 | 1 | 1 | 0 | 0   | А               | 0 | 0        | 0 0 | C | 0 | 0 | 0 0 | A  | ١        | Х    | D6 | D5 | D4 | D3  | D2   | D1 | D0 | А | Ρ |

#### CAT5138

## Table 12. READ OPERATION

CAT5136 and CAT5137

| ⊢    | 1st byte 2nd byte |    |     |                 | Г   |   |   | ;   | 3rd b | yte  |     |     |      |    |   |      | 4th  | byte | Ð  |    |    | X  |    |   |
|------|-------------------|----|-----|-----------------|-----|---|---|-----|-------|------|-----|-----|------|----|---|------|------|------|----|----|----|----|----|---|
| STAR | SLAVE<br>ADDRESS  | Wb | ACK | ADDRESS<br>BYTE | 5 5 |   | R | ACK | (     | DUTF | PUT | DAT | A BY | TE |   | NoAC | STOP |      |    |    |    |    |    |   |
| S    | 0 1 0 1 1 1 0     | 0  | А   | 00000000        | А   | s | 0 | 1   | 0     | 1    | 1   | 1   | 0    | 1  | А | 0 D6 | D5   | D4   | D3 | D2 | D1 | D0 | NA | Ρ |

| F                 | 1st byte 2nd byte |   |   |          | Т   |   |      | (   | Brd b | yte  |    |     |   |      |   |      | 4th | byte | 9  |    |    | ×  |    |   |
|-------------------|-------------------|---|---|----------|-----|---|------|-----|-------|------|----|-----|---|------|---|------|-----|------|----|----|----|----|----|---|
| STAR <sup>.</sup> | SLAVE<br>ADDRESS  |   |   | R        | ACK | C | OUTF | PUT | DAT   | A BY | TE | oAC |   | STOP |   |      |     |      |    |    |    |    |    |   |
| s                 | 0 1 1 1 1 1 0 0   | D | A | 00000000 | А   | s | 0    | 1   | 1     | 1    | 1  | 1   | 0 | 1    | А | 0 D6 | D5  | D4   | D3 | D2 | D1 | D0 | NA | Ρ |

## POTENTIOMETER OPERATION

CAT5136, CAT5137, CAT5138 are a family of a 128-position, digital controlled potentiometers. When  $V_{DD}$  is applied, the device automatically turns on at the mid-point wiper location (64).

At power-down, it is recommended to turn-off first the signals on RH, RW and RL, followed by VDD, in order to avoid unexpected transitions of the wiper and uncontrolled current overload of the potentiometer.

The end-to-end nominal resistance of the potentiometer has 128 contact points linearly distributed across the total resistor. Each of these contact points is addressed by the 7 bit wiper register which is decoded to select one of these 128 contact points.

Each contact point generates a linear resistive value between the 0 position and the 127 position. These values can be determined by dividing the end-to-end value of the potentiometer by 127. In the case of the 50 k $\Omega$ potentiometer ~390  $\Omega$  is the resistance between each wiper position. However in addition to the ~390  $\Omega$  for each resistive segment of the potentiometer, a wiper resistance offset must be considered. Table 13 shows the effect of this value and how it would appear on the wiper terminal.

| Position | Typical RW to RL Resistance f | or 50 k $\Omega$ Digital Potentiometer |
|----------|-------------------------------|--|
| 00       | 70 Ω or                       | 0 Ω + 70 Ω                             |
| 01       | 460 Ω or                      | 390 Ω + 70 Ω                           |
| 63       | 24,870 Ω or                   | 24,800 Ω + 70 Ω                        |
| 127      | 50,070 Ω or                   | 50,000 Ω + 70 Ω                        |

## **Table 14. ORDERING INFORMATION**

| Device Order<br>Number        | Specific<br>Device<br>Marking | Package<br>Type | Temperature Range                  | Resistance<br>(kΩ) | Lead<br>Finish | Shipping <sup>†</sup> |
|-------------------------------|-------------------------------|-----------------|------------------------------------|--------------------|----------------|-----------------------|
| CAT5136SDI-50GT3              | P64                           | SC-70-6         | l = Industrial<br>(-40°C to +85°C) | 50                 | NiPdAu         | 3,000 / Tape & Reel   |
| CAT5137SDI-10GT3<br>(Note 14) | P72                           | SC-70-6         | l = Industrial<br>(-40°C to +85°C) | 10                 | NiPdAu         | 3,000 / Tape & Reel   |
| CAT5137SDI-00GT3              | P75                           | SC-70-6         | l = Industrial<br>(-40°C to +85°C) | 100                | NiPdAu         | 3,000 / Tape & Reel   |
| CAT5138SDI-10GT3              | P82                           | SC-70-6         | l = Industrial<br>(-40°C to +85°C) | 10                 | NiPdAu         | 3,000 / Tape & Reel   |


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
13. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at <u>www.onsemi.com</u>

14. Contact factory for availability.





#### SC-88 (SC-70 6 Lead), 1.25x2 CASE 419AD-01 ISSUE A

DATE 07 JUL 2010









| Î              | Î   |        |  |
|----------------|-----|--------|--|
| 2              | А   | Π      |  |
| V              | - 🖌 | θ<br>↓ |  |
| <b>A</b><br>\1 |     |        |  |

END VIEW

## Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-203.

SIDE VIEW

| DOCUMENT NUMBER:   | 98AON34266E Electronic versions are uncontrolled except when accessed directly from the Document Repo<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|
| DESCRIPTION: SC-88 (SC-70 6 LEAD), 1.25X2 PAGE 1 OF  |  |  |  |  |  |  |  |  |  |
| ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right of others. |  |  |  |  |  |  |  |  |  |

c L2