

CCB021M12FM3

1200 V, 21 mΩ All-Silicon Carbide Six-Pack Module

V_{DS}	1200 V
$R_{DS(on)}$	21 mΩ


Technical Features

- Ultra-Low Loss
- High Frequency Operation
- Zero Turn-Off Tail Current from MOSFET
- Normally-Off, Fail-Safe Device Operation

Applications

- EV Chargers
- Solar
- High-Efficiency Converters / Inverters
- Motor & Traction Drives
- Smart-Grid / Grid-Tied Distributed Generation

Package



System Benefits

- Enables Compact, Lightweight Systems
- Increased System Efficiency due to Low Switching & Conduction Losses of SiC
- Reduced Thermal Requirements and System Cost

Maximum Parameters (Verified by Design)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
$V_{DS\ max}$	Drain-Source Voltage			1200	V		
$V_{GS\ max}$	Gate-Source Voltage, Maximum Value	-8		+19		Transient, <100 ns	Fig. 33
$V_{GS\ op}$	Gate-Source Voltage, Recommended Op. Value	-4		+15		Static	
I_D	DC Continuous Drain Current ($T_{VJ} \leq 150^\circ C$)		51		A	$V_{GS} = 15 V, T_H = 50^\circ C, T_{VJ} \leq 150^\circ C$	Fig. 20 Note 1
	DC Continuous Drain Current ($T_{VJ} \leq 175^\circ C$)		53			$V_{GS} = 15 V, T_H = 50^\circ C, T_{VJ} \leq 175^\circ C$	
$I_{SD\ BD}$	DC Source-Drain Current (Body Diode)		23			$V_{GS} = -4 V, T_H = 50^\circ C, T_{VJ} \leq 175^\circ C$	
I_D (pulsed)	Maximum Pulsed Drain Current			106		t_{Pmax} limited by T_{jmax} $V_{GS} = 15 V, T_H = 50^\circ C$	
$T_{VJ\ op}$	Maximum Virtual Junction Temperature under Switching Conditions	-40		150	°C	Operation	
		-40		175	°C	Intermittent with Reduced Life	

Note 1. DC continuous drain current rating, I_D , limited to 30 A by the press-fit pins.

MOSFET Characteristics (Per Position) ($T_{VJ} = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note		
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	1200			V	$V_{GS} = 0\text{ V}, T_{VJ} = -40^\circ\text{C}$			
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.8	2.5	3.6		$V_{DS} = V_{GS}, I_D = 17.7\text{ mA}$			
I_{DSS}	Zero Gate Voltage Drain Current		1	25	μA	$V_{GS} = 0\text{ V}, V_{DS} = 1200\text{ V}$			
I_{GSS}	Gate-Source Leakage Current		10	250	nA	$V_{GS} = 15\text{ V}, V_{DS} = 0\text{ V}$			
$R_{DS(\text{on})}$	Drain-Source On-State Resistance (Devices Only)		21.0	27.9	mΩ	$V_{GS} = 15\text{ V}, I_D = 30\text{ A}$	Fig. 2 Fig. 3		
			32.6			$V_{GS} = 15\text{ V}, I_D = 30\text{ A}, T_{VJ} = 150^\circ\text{C}$			
			38.0			$V_{GS} = 15\text{ V}, I_D = 30\text{ A}, T_{VJ} = 175^\circ\text{C}$			
g_{fs}	Transconductance		26.1		S	$V_{DS} = 20\text{ V}, I_{DS} = 30\text{ A}$	Fig. 4		
			25.9			$V_{DS} = 20\text{ V}, I_{DS} = 30\text{ A}, T_{VJ} = 150^\circ\text{C}$			
E_{On}	Turn-On Switching Energy, $T_J = 25^\circ\text{C}$ $T_{VJ} = 125^\circ\text{C}$ $T_{VJ} = 150^\circ\text{C}$		0.50 0.55 0.62		mJ	$V_{DS} = 600\text{ V},$ $I_D = 30\text{ A},$ $V_{GS} = -4\text{ V}/15\text{ V},$ $R_{G(OFF)} = 0.0\Omega, R_{G(ON)} = 0.0\Omega$ $L = 45.1\mu\text{H}$	Fig. 11 Fig. 13		
E_{Off}	Turn-Off Switching Energy, $T_J = 25^\circ\text{C}$ $T_{VJ} = 125^\circ\text{C}$ $T_{VJ} = 150^\circ\text{C}$		0.020 0.035 0.044						
$R_{G(\text{int})}$	Internal Gate Resistance		3.3		Ω	$T_{VJ} = 25^\circ\text{C}, f = 100\text{ kHz}, V_{AC} = 25\text{ mV}$			
C_{iss}	Input Capacitance		4.9		nF	$V_{GS} = 0\text{ V}, V_{DS} = 800\text{ V},$ $V_{AC} = 25\text{ mV}, f = 100\text{ kHz}$	Fig. 9		
C_{oss}	Output Capacitance		209		pF				
C_{rss}	Reverse Transfer Capacitance		16						
Q_{GS}	Gate to Source Charge		49		nC	$V_{DS} = 800\text{ V}, V_{GS} = -4\text{ V}/15\text{ V}$ $I_D = 40\text{ A}$ Per IEC60747-8-4 pg 21			
Q_{GD}	Gate to Drain Charge		50						
Q_G	Total Gate Charge		162						
$R_{th,JH}$	FET Thermal Resistance, Junction to Heatsink		1.16		°C/W		Fig. 17		

Typical Performance




Figure 1. Output Characteristics for Various Junction Temperatures




Figure 2. Normalized On-State Resistance vs. Drain Current for Various Junction Temperatures




Figure 3. Normalized On-State Resistance vs. Junction Temperature




Figure 4. Transfer Characteristic for Various Junction Temperatures




Figure 5. 3rd Quadrant Characteristic vs. Junction Temperatures at V_{GS} = 15 V




Figure 6. 3rd Quadrant Characteristic vs. Junction Temperatures at V_{GS} = 0 V (Body Diode)

Typical Performance




Figure 7. 3rd Quadrant Characteristic vs. Junction Temperatures at $V_{GS} = -4$ V (Body Diode)




Figure 8. Typical Capacitances vs. Drain to Source Voltage (0 - 200V)




Figure 9. Typical Capacitances vs. Drain to Source Voltage (0 - 1200V)




Figure 10. Threshold Voltage vs. Junction Temperature




Figure 11. Switching Energy vs. Drain Current (V_{DS} = 600 V)










Figure 12. Switching Energy vs. Drain Current (V_{DS} = 800 V)

Typical Performance



Typical Performance




Figure 19. Reverse Bias Safe Operating Area (RBSOA)




Figure 20. Continuous Drain Current Derating vs. Case Temperature




Figure 21. Maximum Power Dissipation Derating vs. Case Temperature




Figure 22. Typical Output Current Capability vs. Switching Frequency (Inverter Application)




Figure 23. Nominal NTC Resistance vs. NTC Temperature

Timing Characteristics




Figure 24. Timing vs. Source Current




Figure 25. dv/dt and di/dt vs. Source Current




Figure 26. Timing vs. Junction Temperature




Figure 27. dv/dt and di/dt vs. Junction Temperature




Figure 28. Timing vs. External Gate Resistance




Figure 29. dv/dt and di/dt vs. External Gate Resistance

Definitions




Figure 30. Turn-off Transient Definitions




Figure 31. Turn-on Transient Definitions









Figure 32. Reverse Recovery Definitions

Figure 33. V_{GS} Transient Definitions

Schematic and Pin Out



Package Dimension (mm)



(1) Pin Positions Tolerance  Ø 0.4

