



### Product Overview

The CMD242K4 is wideband GaAs MMIC distributed low noise amplifier housed in a leadless surface mount package which operates from DC to 40 GHz. The amplifier delivers greater than 10.5 dB of gain with a corresponding noise figure of 5 dB and output 1 dB compression point of 17.5 dBm at 20 GHz. The CMD242K4 is a 50 ohm matched design which eliminates the need for RF port matching.



### Functional Block Diagram



Note:  $v_{gg2}$  is optional for gain control

### Key Features

- Ultra Wideband Performance
- Low Current Consumption
- Excellent Return Losses
- Pb-Free RoHS Compliant 4x4 mm SMT Package

### Ordering Information

Part No.	Description
CMD242K4	10 pcs on 7" reel
CMD242K4-EVB	Evaluation Board

### Electrical Performance ( $V_{dd} = 8.0\text{ V}$ , $I_{dd} = 100\text{ mA}$ , $T_A = 25^\circ\text{ C}$ , $F = 20\text{ GHz}$ )

Parameter	Min	Typ	Max	Units
Frequency Range		DC - 40		GHz
Gain		10.5		dB
Noise Figure		5		dB
Input Return Loss		20		dB
Output Return Loss		15		dB
Output P1dB		17.5		dBm
Output IP3		26		dBm
Supply Current		100		mA

## Absolute Maximum Ratings

Parameter	Rating
Drain Voltage, $V_{dd}$	10 V
Gate Voltage, $V_{gg}$	-2.5 to 0 V
RF Input Power	+23 dBm
Channel Temperature, $T_{ch}$	150° C
Power Dissipation, $P_{diss}$	1.05 W
Thermal Resistance, $Q_{JC}$	62.1° C/W
Operating Temperature	-40 to 85° C
Storage Temperature	-55 to 150° C

Exceeding any one or combination of the maximum ratings may cause permanent damage to the device.

## Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
$V_{dd}$	5.0	8.0	8.5	V
$I_{dd}$		100		mA
$V_{gg}$		-0.32		V


Electrical performance is measured at specific test conditions. Electrical specifications are not guaranteed over all recommended operating conditions.

## Electrical Specifications ( $V_{dd} = 8.0$ V, $V_{gg} = -0.32$ V $T_A = 25^\circ$ C)


Parameter	Min	Typ	Max	Min	Typ	Max	Units
Frequency Range	DC - 20			20 - 40			GHz
Gain	7.5	10.5		7	10.5		dB
Noise Figure		4.5			6.5		dB
Input Return Loss		20			10		dB
Output Return Loss		20			10		dB
Output P1dB	14.5	18		11.5	16		dBm
Output IP3		28			25		dBm
Supply Current	70	100	130	70	100	130	mA
Gain Temperature Coefficient		0.015			0.02		dB/°C
Noise Figure Temperature Coefficient		0.01			0.017		dB/°C

Typical Performance

Broadband Performance,  $V_{dd} = 8\text{ V}$ ,  $I_{dd} = 100\text{ mA}$ ,  $T_A = 25^\circ\text{ C}$




Gain vs. Temperature,  $V_{dd} = 8\text{ V}$




Typical Performance

Gain vs.  $V_{dd}$ ,  $I_{dd} = 100 \text{ mA}$ ,  $T_A = 25^\circ \text{C}$




Noise Figure vs. Temperature,  $V_{dd} = 8 \text{ V}$




Typical Performance

Noise Figure vs.  $V_{dd}$ ,  $I_{dd} = 100 \text{ mA}$ ,  $T_A = 25^\circ \text{ C}$




P1dB vs. Temperature,  $V_{dd} = 8 \text{ V}$




Typical Performance

P1dB vs. V<sub>dd</sub>, T<sub>A</sub> = 25° C




Psat vs. Temperature, V<sub>dd</sub> = 8 V




Typical Performance

Psat vs.  $V_{dd}$ ,  $T_A = 25^\circ C$




Output IP3 vs. Temperature,  $V_{dd} = 8 V$




Typical Performance

Output IP3 vs.  $V_{dd}$ ,  $I_{dd} = 100 \text{ mA}$ ,  $T_A = 25^\circ \text{ C}$




Output IP2 vs. Temperature,  $V_{dd} = 8 \text{ V}$






Typical Performance

Output IP2 vs.  $V_{dd}$ ,  $I_{dd} = 100 \text{ mA}$ ,  $T_A = 25^\circ \text{ C}$



## Mechanical Information

### Package Information and Dimensions



**Notes:**

1. All dimensions shown in mm.
2. Material: RoHs compliant mold compound
3. Lead finish: electroless Ni, electroless Pd, immersion Au (ENEPIG) per IPC - 4556
4. Marking
  - 4.1. Line 1: Part number
    - 4.1.1. Example: CMD191C4 shall be marked as CM191
  - 4.2. Line 2: Lot number
  - 4.3. Line 3: Date code - Last 2 digits of the year of manufacture followed by a 2 digit week code
5. Alternate pin #1 identifier is a single square pad
6. Alternate die paddle may have chamfered corners

### Recommended PCB Land Pattern


Qorvo recommends that the user develop the land pattern that will provide the best design for proper solder reflow and device attach for their specific application. Please review Qorvo Application Note AN 105 for a recommended land pattern approach.

### Recommended Solder Reflow Profile

Qorvo recommends screen printing with belt furnace reflow to ensure proper solder reflow and device attach. Please review Qorvo Application Note AN 102 for a recommended solder reflow profile.

## Pin Description

### Pin Diagram




### Functional Description

Pad	Function	Description	Schematic
1, 2, 6 - 8, 12 - 14, 18 - 21	N/C	No connection required These pins may be connected to RF / DC ground	
4	RF in	50 ohm matched input	
9	V <sub>gg</sub>	Power supply voltage Decoupling and bypass caps required	
10, 11	ACG4, 3	Low frequency termination Attach bypass capacitor per application circuit	
22, 23	ACG2, 1	Low frequency termination Attach bypass capacitor per application circuit	
16	RF out & V <sub>dd</sub>	Power supply voltage and 50 ohm matched output	
24	V <sub>gg2</sub>	Optional power supply voltage Decoupling and bypass caps required Pin must be left open if unused	
3, 5, 15, 17 and die paddle	Ground	Connect to RF / DC ground	

## Applications Information

### Application Circuit



Note: Drain voltage ( $V_{dd}$ ) must be applied through a broadband bias tee or external bias network.  
External DC block is required on RF input.

### Biasing and Operation

The CMD242K4 is biased with a positive drain supply and a negative gate supply. Performance is optimized when the drain voltage is set to +8 V. The nominal gate voltage is -0.32 V.

Turn ON procedure:

1. Apply gate voltage  $V_{gg}$  and set to -2 V
2. Apply drain voltage  $V_{dd}$  and set to +8 V
3. Increase  $V_{gg}$  (less negative) to achieve a drain current of 100 mA

Turn OFF procedure:

1. Turn off drain voltage  $V_{dd}$
2. Turn off gate voltage  $V_{gg}$


RF power can be applied at any time.

**GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.**

## Applications Information

### Evaluation Board

The circuit board shown has been developed for optimized assembly at Qorvo. A sufficient number of via holes should be used to connect the top and bottom ground planes. As surface mount processes vary, careful process development is recommended.



### Bill of Material

Designator	Value	Description
J1, J2		2.4 mm End Launch Connector
P1, P2		6 Pin Header
C1 - C4	0.33 $\mu$ F	Capacitor, Tantalum
C5, C6	1000 pF	Capacitor, 0603
C7 - C10	100 pF	Capacitor, 0402
U1		CMD242K4 Driver Amplifier
PCB		102263 Evaluation PCB

**Handling Precautions**

Parameter	Rating	Standard
ESD – Human Body Model (HBM)	Class 1A	ESDA / JEDEC JS-001-2012
MSL – Moisture Sensitivity Level	Level 3	JEDEC standard IPC/JEDEC J-STD-020



Caution!  
 ESD-Sensitive Device

**RoHS Compliance**

This part is compliant with 2011/65/EU RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and Electronic Equipment) as amended by Directive 2015/863/EU.

This product also has the following attributes:

- Lead Free
- Antimony Free
- TBBP-A (C<sub>15</sub>H<sub>12</sub>Br<sub>4</sub>O<sub>2</sub>) Free
- SVHC Free
- PFOS Free



**Contact Information**

For the latest specifications, additional product information, worldwide sales and distribution locations:

**Web:** [www.qorvo.com](http://www.qorvo.com)

**Tel:** 1-844-890-8163

**Email:** [customer.support@qorvo.com](mailto:customer.support@qorvo.com)