



CMD280C3

DC-18 GHz 5-bit Digital Attenuator


Features

- ▶ Wideband performance
- ▶ Low insertion loss
- ▶ Wide attenuation range
- ▶ Pb-free RoHs compliant 3x3 QFN package

Description

The CMD280C3 is a negative controlled, wideband GaAs MMIC 5-bit digital attenuator housed in a leadless 3x3 mm surface mount package. Each bit of the attenuator is controlled by a single voltage of either 0 V or -5 V. The attenuator bit values are 0.5 (LSB), 1, 2, 4, and 8 dB, for a total attenuation of 15.5 dB. The CMD280C3 has a low insertion loss of 3 at 10 GHz and the attenuation accuracy is typically 0.1 dB step error. The CMD280C3 is a 50 ohm matched design which eliminates the need for RF port matching.

Functional Block Diagram



Electrical Performance – $V_{ee} = -5\text{ V}$, $V_{ctl} = 0 / -5\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, $F = 10\text{ GHz}$

Parameter	Min	Typ	Max	Units
Frequency Range	DC – 18			GHz
Insertion Loss		3		dB
Attenuation Range		15.5		dB
Input Return Loss		15		dB
Output Return Loss		14		dB
Input P0.1dB		24		dBm
Input IP3		42		dBm
Switching Speed		25		ns

ver 1.0 0618

Specifications

Absolute Maximum Ratings

Parameter	Rating
Bias Voltage, V _{ee}	-8 V
Control Voltage, V _{ctl}	-8 V
RF Input Power	+27 dBm
Thermal resistance, Θ_{JC}	125.32 °C/W
Operating Temperature	-40 to 85 °C
Storage Temperature	-55 to 150 °C

Exceeding any one or combination of the maximum ratings may cause permanent damage to the device.

Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
V _{ee}	-5.5	-5	-2.5	V

Electrical performance is measured at specific test conditions. Electrical specifications are not guaranteed over all recommended operating conditions.

Truth Table

Control Voltage Input					Attenuation State RF1-RF2 (dB)
P0 0.5 dB	P1 1 dB	P2 2 dB	P3 4 dB	P4 8 dB	
Low	Low	Low	Low	Low	Reference (insertion loss)
High	Low	Low	Low	Low	0.5
Low	High	Low	Low	Low	1.0
Low	Low	High	Low	Low	2.0
Low	Low	Low	High	Low	4.0
Low	Low	Low	Low	High	8.0
High	High	High	High	High	15.5

Any combination of the above states will result in an attenuation approximately equal to the sum of the bits selected.

Control Voltage

State	Bias Condition
High	V _{ee} ± 0.3 V
Low	0 ± 0.3 V



CMD280C3

DC-18 GHz 5-bit Digital Attenuator

Specifications

Electrical Specifications, $V_{ee} = -5\text{ V}$, $V_{ctl} = 0/-5\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$


Parameter	Min	Typ	Max	Min	Typ	Max	Units
Frequency Range	DC – 6			6 – 18			GHz
Insertion Loss		2.2	3		3	4	dB
Attenuation Range		15.5			15.5		dB
Attenuation Accuracy	± 0.3 Max			$\pm 0.4 + 8\%$ of Atten. Setting Max			dB
0.5 - 7.5 dB States	$\pm 0.4 + 5\%$ of Atten. Setting Max			$\pm 0.4 + 10\%$ of Atten. Setting Max			dB
8 - 15.5 dB States							
Input Return Loss		15			13		dB
Output Return Loss		14			13		dB
Input P0.1 dB		24			24		dBm
Input IP3		42			42		dBm

Note: Specification applies to major states


ver 1.0 0618

Typical Performance

Insertion Loss versus Temperature




Normalized Attenuation (major states only), $T_A = 25^\circ\text{C}$




ver 1.0 0618

Typical Performance

Input Return Loss (major states only), $T_A = 25\text{ }^\circ\text{C}$




Output Return Loss (major states only), $T_A = 25\text{ }^\circ\text{C}$




ver 1.0 0618

Typical Performance

Bit Error versus Frequency, $T_A = 25\text{ }^\circ\text{C}$




Relative Phase versus Frequency, $T_A = 25\text{ }^\circ\text{C}$




ver 1.0 0618

Typical Performance

Step Attenuation versus Attenuation State, $T_A = 25^\circ\text{C}$




Input Power for 0.1 dB Compression (insertion loss state)



ver 1.0 0618


Typical Performance

Input IP3 versus Temperature (insertion loss state)



Mechanical Information

Package Information and Dimensions



- NOTES:
1. ALL DIMENSIONS SHOWN IN mm.
 2. MATERIAL: BLACK ALUMINA
 3. LEAD FINISH:
 - 3.1. Ni: 8.89 μ m MAX, 1.27 μ m MIN
 - 3.2. Pd: 0.17 μ m MAX, 0.07 μ m MIN
 - 3.3. Au: 0.254 μ m MAX, 0.03 μ m MIN
 4. MARKING
 - 4.1. LINE 1: PART NUMBER
 - 4.1.1. EXAMPLE: CMD196C3 SHALL BE MARKED AS 196
 - 4.2. LINE 2: LOT NUMBER
 - 4.3. LINE 3: DATE CODE - LAST 2 DIGITS OF THE YEAR OF MANUFACTURE FOLLOWED BY A 2 DIGIT WEEK CODE
 5. ALTERNATE PIN #1 IDENTIFIER IS A SINGLE SQUARE PAD
 6. ALTERNATE DIE PADDLE MAY HAVE CHAMFERED CORNERS

Recommended PCB Land Pattern


Custom MMIC recommends that the user develop the land pattern that will provide the best design for proper solder reflow and device attach for their specific application. Please review Custom MMIC Application Note AN 105 for a recommended land pattern approach.

Recommended Solder Reflow Profile



Custom MMIC recommends screen printing with belt furnace reflow to ensure proper solder reflow and device attach. Please review Custom MMIC Application Note AN 102 for a recommended solder reflow profile.

Pin Description

Pin Diagram



Functional Description

Pin	Function	Description	Schematic
1	Vee	Negative bias -5V	
2, 4, 9, 11 and die paddle	Ground	Connect to RF/DC ground	
3,10	RF1,RF2	DC coupled, 50 ohm matched. External blocking capacitors are required	
5-8	N/C	No connection required. These pins may be connected to RF/DC ground.	
12-16	P4-P0	Bit control voltages, see truth table for values	

ver 1.0 0618