

## Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

## **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 256-Kbit (32 K × 8) nvSRAM

#### **Features**


- 35 ns access time
- Internally organized as 32 K × 8
- Hands off automatic STORE on power down with only a small capacitor
- STORE to QuantumTrap nonvolatile elements initiated by software, device pin, or AutoStore on power down
- RECALL to SRAM initiated by software or power up
- Infinite read, write, and recall cycles
- 1 million STORE cycles to QuantumTrap
- 20 year data retention
- Core  $V_{CC}$  = 2.7 V to 3.6 V; I/O  $V_{CCQ}$  = 1.65 V to 1.95 V
- Industrial temperature
- 48-ball fine-pitch ball grid array (FBGA) package
- Pb-free and restriction of hazardous substances (RoHS) compliance

#### **Functional Description**

The Cypress CY14U256LA is a fast static RAM, with a nonvolatile element in each memory cell. The memory is organized as 32 K bytes of 8 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology, producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power-up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.

For a complete list of related documentation, click here.

## **Logic Block Diagram**





## Contents

Pinout	3
Pin Definitions	3
Device Operation	4
SRAM Read	4
SRAM Write	4
AutoStore Operation	4
Hardware STORE Operation	4
Hardware RECALL (Power-Up)	5
Software STORE	
Software RECALL	5
Preventing AutoStore	6
Data Protection	6
Maximum Ratings	7
Operating Range	7
DC Electrical Characteristics	7
Data Retention and Endurance	8
Capacitance	8
Thermal Resistance	
AC Test Loads	
AC Test Conditions	9
AC Switching Characteristics	
SRAM Read Cycle	10
SRAM Write Cycle	10


Switching waveforms	11
AutoStore/Power-up RECALL	13
Switching Waveforms	14
Software Controlled STORE/RECALL Cycle	15
Switching Waveforms	15
Hardware STORE Cycle	16
Switching Waveforms	
Truth Table for SRAM Operations	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	20
Units of Measure	20
Document History Page	21
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	22



### **Pinout**

Figure 1. 48-ball FBGA (6  $\times$  10  $\times$  1.2 mm) pinout ( $\times$  8)

Top View
(not to scale)



#### **Pin Definitions**

Pin Name	I/O Type	Description
A <sub>0</sub> -A <sub>14</sub>	Input	Address inputs. Used to select one of the 32,768 bytes of the nvSRAM.
DQ <sub>0</sub> -DQ <sub>7</sub>	Input/Output	Bidirectional data I/O lines. Used as input or output lines depending on operation.
WE	Input	Write enable input, active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip enable input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output enable, active LOW. The active LOW OE input enables the data output buffers during read cycles. I/O pins are tri-stated on deasserting OE HIGH.
V <sub>SS</sub>	Ground	Ground for the device. Must be connected to the ground of the system.
V <sub>CC</sub>	Power supply	Power supply inputs to the core of the device.
V <sub>CCQ</sub>	Power supply	Power supply inputs for the inputs and outputs of the device.
HSB	Input/Output	Hardware STORE busy (HSB). When LOW, this output indicates that a Hardware STORE is in progress. When pulled LOW, external to the chip, it initiates a nonvolatile STORE operation. After each hardware and software STORE operation HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional).
V <sub>CAP</sub>	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	No connect	No connect. This pin is not connected to the die.



#### **Device Operation**

The CY14U256LA nvSRAM is made up of two functional components paired in the same physical cell. They are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14U256LA supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. Refer to the Truth Table for SRAM Operations on page 17 for a complete description of read and write modes.

#### **SRAM Read**

The CY14<u>U2</u>56LA performs a read cycle when  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW and  $\overline{\text{WE}}$  and HSB are HIGH. The address specified on pins  $A_{0-14}$  determines which of the 32,768 data bytes each are accessed. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle 1). If the read is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins. This remains valid until another address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH, or  $\overline{\text{WE}}$  or  $\overline{\text{HSB}}$  is brought LOW.

#### **SRAM Write**

A write cycle is performed when  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW and  $\overline{\text{HSB}}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> are written into the memory if the data is valid t<sub>SD</sub> before the end of a  $\overline{\text{WE}}$ -controlled write or before the end of a  $\overline{\text{CE}}$ -controlled write. Keep  $\overline{\text{OE}}$  HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left LOW, internal circuitry turns off the output buffers  $t_{\text{HZWE}}$  after  $\overline{\text{WE}}$  goes LOW.

#### AutoStore Operation

The CY14U256LA stores data to the nvSRAM using one of the following three storage operations: Hardware STORE activated by HSB; Software STORE activated by an address sequence; AutoStore on device power down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14U256LA.


During a normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$  the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

**Note** If a capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 6. If AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.

Figure 2 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. Refer to DC Electrical Characteristics on page 7 for the size of  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. Place a pull-up on WE to hold it inactive during power up. This pull-up is only effective if the WE signal is tristate during power up. Many MPUs tristate their controls on power-up. This must be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the WE held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile stores, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

Figure 2. AutoStore Mode



#### **Hardware STORE Operation**

The CY14U256LA provides the HSB pin to control and acknowledge the STORE operations. Use the HSB pin to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14U256LA conditionally initiates a STORE operation after  $t_{DELAY}$ . An actual STORE cycle only begins if a write to the SRAM has taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver (internal 100  $k\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

Note After each Hardware and Software STORE operation  $\overline{\text{HSB}}$  is driven HIGH for a short time (t<sub>HHHD</sub>) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.

SRAM write operations that are in progress when HSB is driven LOW by any means are given time (t<sub>DELAY</sub>) to complete before the STORE operation is initiated. However, any SRAM write cycles requested after HSB goes LOW are inhibited until HSB returns HIGH. In case the write latch is not set, HSB is not driven LOW by the CY14U256LA. But any SRAM read and write cycles



are inhibited until  $\overline{\mathsf{HSB}}$  is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is initiated, the CY14U256LA continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for t<sub>LZHSB</sub> time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

#### **Hardware RECALL (Power-Up)**

During power up or after any low-power condition ( $V_{CC}$ <  $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete. During this time, HSB is driven LOW by the HSB driver.

#### **Software STORE**

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14U256LA Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read Address 0x0E38 Valid READ
- Read Address 0x31C7 Valid READ
- 3. Read Address 0x03E0 Valid READ
- 4. Read Address 0x3C1F Valid READ
- 5. Read Address 0x303F Valid READ
- 6. Read Address 0x0FC0 Initiate STORE Cycle

The software sequence may be clocked with CE controlled reads or OE controlled reads, with WE kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t<sub>STORE</sub> cycle time is fulfilled, the SRAM is activated again for the read and write operation.

#### Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A Software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations must be performed:

- 1. Read Address 0x0E38 Valid READ
- Read Address 0x31C7 Valid READ
- 3. Read Address 0x03E0 Valid READ
- 4. Read Address 0x3C1F Valid READ
- 5. Read Address 0x303F Valid READ
- 6. Read Address 0x0C63 Initiate RECALL Cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared. Next, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.

**Table 1. Mode Selection** 

CE	WE	ŌĒ	A <sub>14</sub> -A <sub>0</sub> <sup>[1]</sup>	Mode	I/O	Power
Н	X	X	X	Not selected	Output High Z	Standby
L	Н	L	X	Read SRAM	Output data	Active
L	L	X	X	Write SRAM	Input data	Active
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data	Active <sup>[2]</sup>

#### Notes

- 1. While there are 15 address lines on the CY14U256LA, only the 13 address lines (A<sub>14</sub>-A<sub>2</sub>) are used to control software modes. Rest of the address lines are don't care.
- 2. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



Table 1. Mode Selection (continued)

CE	WE	ŌĒ	A <sub>14</sub> -A <sub>0</sub> <sup>[1]</sup>	Mode	1/0	Power
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data	Active <sup>[3]</sup>
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output data Output data Output data Output data Output data Output data Output High Z	Active I <sub>CC2</sub> <sup>[3]</sup>
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active <sup>[3]</sup>

#### **Preventing AutoStore**

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0B45 AutoStore Disable

The AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of CE controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0B46 AutoStore Enable

If the AutoStore function is disabled or reenabled, a manual STORE operation (Hardware or Software) must be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled and written 0x00 in all cells.

#### **Data Protection**

The CY14U256LA protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low-voltage condition is detected when  $V_{\rm CC} < V_{\rm SWITCH}.$  If the CY14U256LA is in a write mode (both CE and WE are LOW) at power up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{\rm LZHSB}$  (HSB to output active). When  $V_{\rm CCQ} < V_{\rm IODIS}$ , I/Os are disabled (no STORE takes place). This protects against inadvertent writes during brown out conditions on  $V_{\rm CCQ}$  supply.

#### Note

Document Number: 001-86200 Rev. \*B

<sup>3.</sup> The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Maximum accumulated storage time: At 150 °C ambient temperature ...... 1000 h At 85 °C ambient temperature ...... 20 Years Maximum junction temperature ...... 150 °C Supply voltage on  $V_{CC}$  relative to  $V_{SS}$  ......–0.5 V to 4.1 V Supply voltage on  $V_{CCQ}$  relative to  $V_{SS}$  .....-0.5 V to 2.45 V Voltage applied to outputs in High Z State ......-0.5 V to V<sub>CCQ</sub> + 0.5 V Input voltage .....-0.5 V to  $V_{CCQ}$  + 0.5 V

Transient voltage (< 20 ns) on any pin to ground potential–2.0 V to $V_{\rm CCQ}$ + 2.0 V
Package power dissipation capability ( $T_A = 25  ^{\circ}\text{C}$ )
Surface mount Pb soldering temperature (3 seconds)+260 °C
DC output current (1 output at a time, 1s duration)
Static discharge voltage (per MIL-STD-883, Method 3015) > 2001 V
Latch up current > 140 mA

### **Operating Range**

Range Ambient Temperature		V <sub>CC</sub>	V <sub>CCQ</sub>	
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V	1.65 V to 1.95 V	

## **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	Min	Typ <sup>[4]</sup>	Max	Unit
V <sub>CC</sub>	Power supply voltage		2.7	3.0	3.6	V
V <sub>CCQ</sub>			1.65	1.8	1.95	V
I <sub>CC1</sub>	Average V <sub>CC</sub> current	t <sub>RC</sub> = 35 ns	_	_	60	mA
I <sub>CCQ1</sub>	Average V <sub>CCQ</sub> current	Values obtained without output loads (I <sub>OUT</sub> = 0 mA)	-	_	20	mA
I <sub>CC2</sub>	Average V <sub>CC</sub> current during STORE	All inputs don't care, $V_{CC} = Max$ Average current for duration $t_{STORE}$	-	-	10	mA
I <sub>CC3</sub>	Average $V_{CC}$ current at $t_{RC} = 200 \text{ ns}, V_{CC(Typ)}, 25 \text{ °C}$	All inputs cycling at CMOS levels. Values obtained without output	-	35	-	mA
I <sub>CCQ3</sub>	Average $V_{CCQ}$ current at $t_{RC}$ = 200 ns, $V_{CCQ(Typ)}$ , 25 °C	loads (I <sub>OUT</sub> = 0 mA)	-	5	_	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs don't care. Average current for duration t <sub>STORE</sub>	-	-	8	mA
I <sub>SB</sub>	V <sub>CC</sub> standby current	$\begin{tabular}{ll} $\sf CE \ge (V_{CCQ} - 0.2 \ V).$ \\ $\sf V_{IN} \le 0.2 \ V \ or \ge (V_{CCQ} - 0.2 \ V).$ \\ Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz \\ \end{tabular}$	-	-	8	mA
I <sub>IX</sub> <sup>[5]</sup>	Input leakage current (except HSB)	$V_{CCQ} = Max, V_{SS} \le V_{IN} \le V_{CCQ}$	<b>–1</b>	-	+1	μA
	Input leakage current (for HSB)	$V_{CCQ} = Max, V_{SS} \le V_{IN} \le V_{CCQ}$	-100	_	+1	μA

Document Number: 001-86200 Rev. \*B

Typi<u>cal v</u>alues are at 25 °C, V<sub>CC</sub> = V<sub>CC(Typ)</sub> and V<sub>CCQ</sub> = V<sub>CCQ(Typ)</sub>. Not 100% tested.
 The HSB pin has I<sub>OUT</sub> = -4 μA for V<sub>OH</sub> of 1.07 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.



### **DC Electrical Characteristics** (continued)

Over the Operating Range

Parameter	Description	Test Conditions	Min	Typ <sup>[4]</sup>	Max	Unit
I <sub>OZ</sub>	Off-state output leakage current	$V_{CCQ} = Max, V_{SS} \le V_{OUT} \le V_{CCQ},$	-1	_	+1	μA
		$\overline{CE}$ or $\overline{OE} \ge V_{IH}$ or $\overline{WE} \le V_{IL}$				
V <sub>IH</sub>	Input HIGH voltage	_	$0.7 \times V_{CCQ}$	_	$V_{CCQ} + 0.3$	V
V <sub>IL</sub>	Input LOW voltage	_	- 0.3	_	$0.3 \times V_{CCQ}$	V
V <sub>OH</sub>	Output HIGH voltage	I <sub>OUT</sub> = -1 mA	V <sub>CCQ</sub> - 0.45	_	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OUT</sub> = 2 mA	-	_	0.45	V
V <sub>CAP</sub> <sup>[6]</sup>	Storage capacitor	Between V <sub>CAP</sub> pin and V <sub>SS</sub>	120	150	180	μF
V <sub>VCAP</sub> [7, 8]	Maximum voltage driven on $V_{CAP}$ pin by the device	V <sub>CC</sub> = Max	_	_	V <sub>CC</sub>	V

#### **Data Retention and Endurance**

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
NV <sub>C</sub>	Nonvolatile STORE operations	1,000	K

## Capacitance

Parameter [8]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance (except HSB)	$T_A = 25 ^{\circ}\text{C}$ , $f = 1 \text{MHz}$ , $V_{CC} = V_{CC(Typ)}$ , $V_{CCQ} = V_{CCQ(Typ)}$	7	pF
	Input capacitance (for HSB)		8	pF
C <sub>OUT</sub>	Output capacitance (except HSB)		7	pF
	Output capacitance (for HSB)		8	pF

#### **Thermal Resistance**

Parameter [8]	Description	Test Conditions	48-ball FBGA	Unit
- JA	(junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in		°C/W
- 30	Thermal resistance (junction to case)	accordance with EIA/JESD51.	6.5	°C/W

#### Notes

Document Number: 001-86200 Rev. \*B

<sup>6.</sup> Min V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V<sub>CAP</sub> value guarantees that the capacitor on V<sub>CAP</sub> is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note AN43593 for more details on V<sub>CAP</sub> options.


Maximum voltage on V<sub>CAP</sub> pin (V<sub>VCAP</sub>) is provided for guidance when choosing the V<sub>CAP</sub> capacitor. The voltage rating of the V<sub>CAP</sub> capacitor across the operating temperature range should be higher than the V<sub>VCAP</sub> voltage.


<sup>8.</sup> These parameters are guaranteed by design and are not tested.



## **AC Test Loads**

Figure 3. AC Test Loads





## **AC Test Conditions**

Input pulse levels	0 V to 1.8 V
Input rise and fall times (10% to 90%)	<u>&lt;</u> 1.8 ns
Input and output timing reference levels	0.9 V



## **AC Switching Characteristics**

Over the Operating Range

Parameters [9]			35	ns	
Cypress Parameters	Alt Parameters	Description	Min	Max	Unit
SRAM Read C	ycle		-		
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	_	35	ns
t <sub>RC</sub> <sup>[10]</sup>	t <sub>RC</sub>	Read cycle time	35	_	ns
t <sub>AA</sub> <sup>[11]</sup>	t <sub>AA</sub>	Address access time	_	35	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output enable to data valid	-	15	ns
t <sub>OHA</sub> <sup>[11]</sup>	t <sub>OH</sub>	Output hold after address change	3	_	ns
t <sub>LZCE</sub> [12, 13]	$t_{LZ}$	Chip enable to output active	3	_	ns
t <sub>HZCE</sub> [12, 13]	t <sub>HZ</sub>	Chip disable to output inactive	_	13	ns
t <sub>LZOE</sub> [12, 13]	t <sub>OLZ</sub>	Output enable to output active	0	_	ns
t <sub>HZOE</sub> <sup>[12, 13]</sup>	t <sub>OHZ</sub>	Output disable to output inactive	_	13	ns
t <sub>PU</sub> <sup>[12]</sup>	t <sub>PA</sub>	Chip enable to power active	0	_	ns
t <sub>PD</sub> <sup>[12]</sup>	t <sub>PS</sub>	Chip disable to power standby	_	35	ns
SRAM Write C	ycle		l l	I.	
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	35	_	ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write pulse width	25	_	ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	25	_	ns
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	12	_	ns
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	_	ns
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	25	_	ns
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	_	ns
t <sub>HA</sub>	t <sub>WR</sub>	Address hold after end of write	0	_	ns
t <sub>HZWE</sub> [12, 13, 14]	$t_{WZ}$	Write enable to output disable	-	13	ns
t <sub>LZWE</sub> [12, 13]	t <sub>OW</sub>	Output active after end of write	3	_	ns

#### Notes

Test conditions assume signal transition time of 1.8 ns or less, timing reference levels of V<sub>CCQ</sub>/2, input pulse levels of 0 to V<sub>CCQ(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in Figure 3 on page 9.

<sup>10.</sup> WE must be HIGH during SRAM read cycles.

11. Device is continuously selected with CE and OE LOW.

12. These parameters are guaranteed by design and are not tested.

13. Measured ±200 mV from steady state output voltage.

14. If WE is low when CE goes low, the outputs remain in the high-impedance state.



## **Switching Waveforms**

Figure 4. SRAM Read Cycle #1 (Address Controlled)  $^{[15,\ 16,\ 17]}$ 





Figure 5. SRAM Read Cycle #2 (CE and OE Controlled) [15, 17]



<sup>15.</sup> WE must be HIGH during SRAM read cycles.

16. <u>Device</u> is continuously selected with <u>CE</u> and <u>OE</u> LOW.

17. <u>HSB</u> must remain HIGH during READ and WRITE cycles.



## Switching Waveforms (continued)

Figure 6. SRAM Write Cycle #1 (WE Controlled) [18, 19, 20]





Figure 7. SRAM Write Cycle #2 (CE Controlled) [18, 19, 20]





## **AutoStore/Power-up RECALL**

Over the Operating Range

Parameter	Description	CY14U	Unit	
Parameter	Description	Min	Max	Ullit
t <sub>HRECALL</sub> [21]	Power-up RECALL duration	-	20	ms
t <sub>STORE</sub> [22]	STORE cycle duration	-	8	ms
t <sub>DELAY</sub> [23]	Time allowed to complete SRAM write cycle	-	25	ns
V <sub>SWITCH</sub>	Low voltage trigger level for V <sub>CC</sub>	_	2.65	V
V <sub>IODIS</sub> <sup>[24]</sup>	I/O disable voltage on V <sub>CCQ</sub>	_	1.50	V
t <sub>VCCRISE</sub> <sup>[25]</sup>	V <sub>CC</sub> rise time	150	-	μs
V <sub>HDIS</sub> <sup>[25]</sup>	HSB output disable voltage on V <sub>CC</sub>	-	1.9	V
t <sub>LZHSB</sub> <sup>[25]</sup>	HSB to output active time	-	5	μs
t <sub>HHHD</sub> <sup>[25]</sup>	HSB high active time	_	500	ns

<sup>22.</sup> If the CALL starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.
22. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
23. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.

<sup>24.</sup> HSB is not defined below V<sub>IODIS</sub> voltage. 25. These parameters are guaranteed by design and are not tested.



# **Switching Waveforms**

Figure 8. AutoStore or Power-up RECALL [26] V<sub>CC</sub>  $V_{\rm SWITCH}$  $\mathrm{V}_{\mathrm{HDIS}}$ V<sub>CCQ</sub> V<sub>IODIS</sub> Note<sup>22</sup> Note<sup>22</sup> **t**<sub>HHHD</sub> Note<sup>27</sup> t<sub>HHHD</sub> HSB OUT Note 27 tLZHSB  $t_{\rm LZHSB}$ AutoStore ▼ t<sub>DELAY</sub> POWER-UP RECALL t<sub>HRECALL</sub> t<sub>HRECALL</sub> Read & Write Inhibited (RWI) POWER-UP Read & Write POWER-UP Read Read POWER **RECALL RECALL** & & **DOWN** Write  $\rm V_{\rm CC}$ Write AutoStore  $IV_{CCQ}$ **BROWN BROWN** OUT OUT AutoStore I/O Disable

Notes

<sup>26.</sup> Read and write cycles are ignored <u>during STORE</u>, REC<u>ALL</u>, and while  $V_{CC}$  is below  $V_{SWITCH}$ . 27. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.



## **Software Controlled STORE/RECALL Cycle**

Over the Operating Range

Parameter [28, 29]	Description	35	Unit	
Parameter	Description	Min	Max	Oilit
t <sub>RC</sub>	STORE/RECALL initiation cycle time	35	_	ns
t <sub>SA</sub>	Address setup time	0	_	ns
t <sub>CW</sub>	Clock pulse width	20	_	ns
t <sub>HA</sub>	Address hold time	0	_	ns
t <sub>RECALL</sub>	RECALL duration	200	μs	

## **Switching Waveforms**

Figure 9. CE and OE Controlled Software STORE/RECALL Cycle [29]





Figure 10. AutoStore Enable / Disable Cycle [29]



#### Notes

- 28. The software sequence is clocked with  $\overline{\text{CE}}$  controlled or  $\overline{\text{OE}}$  controlled reads.

  29. The six consecutive addresses must be read in the order listed in Table 1 on page 5.  $\overline{\text{WE}}$  must be HIGH during all six consecutive cycles.

  30. DQ output data at the sixth read may be invalid since the output is disabled at  $t_{\text{DELAY}}$  time.



## **Hardware STORE Cycle**

Over the Operating Range

Parameters	Description	CY14U	Unit	
Farameters	Description	Min	Max	Oilit
t <sub>DHSB</sub>	HSB to output active time when write latch not set	_	25	ns
11105	Hardware STORE pulse width	15	-	ns
t <sub>SS</sub> [31, 32]	Soft sequence processing time	_	100	μS

## **Switching Waveforms**

Figure 11. Hardware STORE Cycle [33]

## Write Latch set <sup>t</sup>PHSB HSB (IN) <sup>t</sup>STORE <sup>t</sup>D<u>ELAY</u> HSB (OUT) <sup>t</sup>LZHSB SO RWI

#### Write Latch not set





Figure 12. Soft Sequence Processing [31, 32]



#### Notes

- 31. This is the amount of time it takes to take action on a soft sequence command. V<sub>CC</sub> and V<sub>CCQ</sub> power must remain HIGH to effectively register command. 32. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command. 33. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.



# **Truth Table for SRAM Operations**

HSB must remain HIGH for SRAM operations.

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect / Power-down	Standby
L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> )	Read	Active
L	Н	Н	High Z	Output disabled	Active
L	L	Х	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> )	Write	Active




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
35	CY14U256LA-BA35XIT	51-85128	48-ball FBGA	Industrial
	CY14U256LA-BA35XI			

All parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.


#### **Ordering Code Definitions**






## **Package Diagrams**

Figure 13. 48-ball FBGA (6  $\times$  10  $\times$  1.2 mm) BA48B Package Outline, 51-85128





51-85128 \*F



## Acronyms

Acronym	Description	
CE	Chip Enable	
CMOS	Complementary Metal Oxide Semiconductor	
EIA	Electronic Industries Alliance	
FBGA	Fine-Pitch Ball Grid Array	
HSB	Hardware Store Busy	
I/O	Input/Output	
nvSRAM Nonvolatile Static Random Access Memory		
ŌĒ	Output Enable	
SRAM Static Random Access Memory		
RoHS Restriction of Hazardous Substances		
RWI	Read and Write Inhibited	
WE	Write Enable	

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
kΩ	kilohm			
MHz	megahertz			
μΑ	microampere			
μF	microfarad			
μS	microsecond			
mA	milliampere			
mm	millimeter			
ms	millisecond			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

	Document Title: CY14U256LA, 256-Kbit (32 K × 8) nvSRAM Document Number: 001-86200				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	3918324	GVCH	03/01/2013	New data sheet.	
*A	4024815	GVCH	06/10/2013	Changed status from "Summary" to "Final". Updated Maximum Ratings: Removed "Ambient temperature with power applied" and added "Maximum junction temperature".	
*B	4568158	GVCH	11/13/2014	Added related documentation hyperlink in page 1.	